]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/powerpc/cpu/mpc85xx/u-boot.lds
Merge branch 'u-boot-imx/master' into 'u-boot-arm/master'
[people/ms/u-boot.git] / arch / powerpc / cpu / mpc85xx / u-boot.lds
CommitLineData
feb7838f 1/*
7a577fda 2 * Copyright 2007-2009, 2011 Freescale Semiconductor, Inc.
feb7838f
SS
3 *
4 * See file CREDITS for list of people who contributed to this
5 * project.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
7a577fda
KG
23#include "config.h" /* CONFIG_BOARDDIR */
24
25#ifdef CONFIG_RESET_VECTOR_ADDRESS
26#define RESET_VECTOR_ADDRESS CONFIG_RESET_VECTOR_ADDRESS
27#else
6c97a20d
KG
28#define RESET_VECTOR_ADDRESS 0xfffffffc
29#endif
30
feb7838f 31OUTPUT_ARCH(powerpc)
fbe53f59 32
feb7838f
SS
33PHDRS
34{
35 text PT_LOAD;
36 bss PT_LOAD;
37}
38
39SECTIONS
40{
41 /* Read-only sections, merged into text segment: */
42 . = + SIZEOF_HEADERS;
43 .interp : { *(.interp) }
feb7838f
SS
44 .text :
45 {
fbe53f59 46 *(.text*)
feb7838f
SS
47 } :text
48 _etext = .;
49 PROVIDE (etext = .);
50 .rodata :
51 {
feb7838f
SS
52 *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
53 } :text
feb7838f
SS
54
55 /* Read-write section, merged into data segment: */
56 . = (. + 0x00FF) & 0xFFFFFF00;
57 _erotext = .;
58 PROVIDE (erotext = .);
59 .reloc :
60 {
feb7838f 61 _GOT2_TABLE_ = .;
fbe53f59 62 KEEP(*(.got2))
337f5f50
JT
63 KEEP(*(.got))
64 PROVIDE(_GLOBAL_OFFSET_TABLE_ = . + 4);
feb7838f 65 _FIXUP_TABLE_ = .;
fbe53f59 66 KEEP(*(.fixup))
feb7838f 67 }
337f5f50 68 __got2_entries = ((_GLOBAL_OFFSET_TABLE_ - _GOT2_TABLE_) >> 2) - 1;
feb7838f
SS
69 __fixup_entries = (. - _FIXUP_TABLE_) >> 2;
70
71 .data :
72 {
fbe53f59
PT
73 *(.data*)
74 *(.sdata*)
feb7838f
SS
75 }
76 _edata = .;
77 PROVIDE (edata = .);
78
79 . = .;
feb7838f 80
55675142
MV
81 . = ALIGN(4);
82 .u_boot_list : {
ef123c52 83 KEEP(*(SORT(.u_boot_list*)));
55675142
MV
84 }
85
feb7838f
SS
86 . = .;
87 __start___ex_table = .;
88 __ex_table : { *(__ex_table) }
89 __stop___ex_table = .;
90
91 . = ALIGN(256);
92 __init_begin = .;
93 .text.init : { *(.text.init) }
94 .data.init : { *(.data.init) }
95 . = ALIGN(256);
96 __init_end = .;
97
6c97a20d 98 .bootpg RESET_VECTOR_ADDRESS - 0xffc :
feb7838f 99 {
a47a12be 100 arch/powerpc/cpu/mpc85xx/start.o (.bootpg)
feb7838f
SS
101 } :text = 0xffff
102
6c97a20d 103 .resetvec RESET_VECTOR_ADDRESS :
feb7838f 104 {
fbe53f59 105 KEEP(*(.resetvec))
feb7838f
SS
106 } :text = 0xffff
107
6c97a20d 108 . = RESET_VECTOR_ADDRESS + 0x4;
feb7838f 109
3beb40c2
PT
110 /*
111 * Make sure that the bss segment isn't linked at 0x0, otherwise its
112 * address won't be updated during relocation fixups. Note that
113 * this is a temporary fix. Code to dynamically the fixup the bss
114 * location will be added in the future. When the bss relocation
115 * fixup code is present this workaround should be removed.
116 */
117#if (RESET_VECTOR_ADDRESS == 0xfffffffc)
118 . |= 0x10;
119#endif
120
feb7838f
SS
121 __bss_start = .;
122 .bss (NOLOAD) :
123 {
fbe53f59
PT
124 *(.sbss*)
125 *(.bss*)
feb7838f
SS
126 *(COMMON)
127 } :bss
128
129 . = ALIGN(4);
3929fb0a 130 __bss_end = . ;
feb7838f
SS
131 PROVIDE (end = .);
132}