]>
Commit | Line | Data |
---|---|---|
243be8e2 | 1 | /* |
19a8dbdc | 2 | * Copyright 2011-2012 Freescale Semiconductor, Inc. |
243be8e2 KG |
3 | * |
4 | * This program is free software; you can redistribute it and/or | |
5 | * modify it under the terms of the GNU General Public License as | |
6 | * published by the Free Software Foundation; either version 2 of | |
7 | * the License, or (at your option) any later version. | |
8 | * | |
9 | * This program is distributed in the hope that it will be useful, | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
12 | * GNU General Public License for more details. | |
13 | * | |
14 | * You should have received a copy of the GNU General Public License | |
15 | * along with this program; if not, write to the Free Software | |
16 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
17 | * MA 02111-1307 USA | |
18 | * | |
19 | */ | |
20 | ||
21 | #ifndef _ASM_MPC85xx_CONFIG_H_ | |
22 | #define _ASM_MPC85xx_CONFIG_H_ | |
23 | ||
24 | /* SoC specific defines for Freescale MPC85xx (PQ3) and QorIQ processors */ | |
25 | ||
e46fedfe TT |
26 | #ifdef CONFIG_SYS_CCSRBAR_DEFAULT |
27 | #error "Do not define CONFIG_SYS_CCSRBAR_DEFAULT in the board header file." | |
28 | #endif | |
29 | ||
2a5fcb83 YS |
30 | /* |
31 | * This macro should be removed when we no longer care about backwards | |
32 | * compatibility with older operating systems. | |
33 | */ | |
34 | #define CONFIG_PPC_SPINTABLE_COMPATIBLE | |
35 | ||
57495e4e YS |
36 | #define FSL_DDR_VER_4_7 47 |
37 | ||
243be8e2 KG |
38 | /* Number of TLB CAM entries we have on FSL Book-E chips */ |
39 | #if defined(CONFIG_E500MC) | |
40 | #define CONFIG_SYS_NUM_TLBCAMS 64 | |
41 | #elif defined(CONFIG_E500) | |
42 | #define CONFIG_SYS_NUM_TLBCAMS 16 | |
43 | #endif | |
44 | ||
45 | #if defined(CONFIG_MPC8536) | |
46 | #define CONFIG_MAX_CPUS 1 | |
47 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
e4879afb | 48 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 1 |
243be8e2 | 49 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 50 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 | 51 | |
d1a24f06 | 52 | #elif defined(CONFIG_MPC8540) |
243be8e2 KG |
53 | #define CONFIG_MAX_CPUS 1 |
54 | #define CONFIG_SYS_FSL_NUM_LAWS 8 | |
e46fedfe | 55 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 | 56 | |
d1a24f06 | 57 | #elif defined(CONFIG_MPC8541) |
243be8e2 KG |
58 | #define CONFIG_MAX_CPUS 1 |
59 | #define CONFIG_SYS_FSL_NUM_LAWS 8 | |
60 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 61 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 KG |
62 | |
63 | #elif defined(CONFIG_MPC8544) | |
64 | #define CONFIG_MAX_CPUS 1 | |
65 | #define CONFIG_SYS_FSL_NUM_LAWS 10 | |
e4879afb | 66 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 0 |
243be8e2 | 67 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 68 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 KG |
69 | |
70 | #elif defined(CONFIG_MPC8548) | |
71 | #define CONFIG_MAX_CPUS 1 | |
72 | #define CONFIG_SYS_FSL_NUM_LAWS 10 | |
e4879afb | 73 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 0 |
243be8e2 | 74 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 75 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
5ace2992 | 76 | #define CONFIG_SYS_FSL_ERRATUM_NMG_DDR120 |
2b3a1cdd | 77 | #define CONFIG_SYS_FSL_ERRATUM_NMG_LBC103 |
aada81de | 78 | #define CONFIG_SYS_FSL_ERRATUM_NMG_ETSEC129 |
7d67ed58 LG |
79 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1 |
80 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
81 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
82 | #define CONFIG_SYS_FSL_RMU | |
83 | #define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 | |
243be8e2 KG |
84 | |
85 | #elif defined(CONFIG_MPC8555) | |
86 | #define CONFIG_MAX_CPUS 1 | |
87 | #define CONFIG_SYS_FSL_NUM_LAWS 8 | |
88 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 89 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 KG |
90 | |
91 | #elif defined(CONFIG_MPC8560) | |
92 | #define CONFIG_MAX_CPUS 1 | |
93 | #define CONFIG_SYS_FSL_NUM_LAWS 8 | |
e46fedfe | 94 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
243be8e2 KG |
95 | |
96 | #elif defined(CONFIG_MPC8568) | |
97 | #define CONFIG_MAX_CPUS 1 | |
98 | #define CONFIG_SYS_FSL_NUM_LAWS 10 | |
99 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
fdb4dad3 KG |
100 | #define QE_MURAM_SIZE 0x10000UL |
101 | #define MAX_QE_RISC 2 | |
102 | #define QE_NUM_OF_SNUM 28 | |
e46fedfe | 103 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
7d67ed58 LG |
104 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1 |
105 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
106 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
107 | #define CONFIG_SYS_FSL_RMU | |
108 | #define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 | |
243be8e2 KG |
109 | |
110 | #elif defined(CONFIG_MPC8569) | |
111 | #define CONFIG_MAX_CPUS 1 | |
112 | #define CONFIG_SYS_FSL_NUM_LAWS 10 | |
113 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
fdb4dad3 KG |
114 | #define QE_MURAM_SIZE 0x20000UL |
115 | #define MAX_QE_RISC 4 | |
116 | #define QE_NUM_OF_SNUM 46 | |
e46fedfe | 117 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
7d67ed58 LG |
118 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 1 |
119 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
120 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
121 | #define CONFIG_SYS_FSL_RMU | |
122 | #define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 | |
243be8e2 KG |
123 | |
124 | #elif defined(CONFIG_MPC8572) | |
125 | #define CONFIG_MAX_CPUS 2 | |
126 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
e4879afb | 127 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 128 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 129 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
eb0aff77 | 130 | #define CONFIG_SYS_FSL_ERRATUM_DDR_115 |
91671913 | 131 | #define CONFIG_SYS_FSL_ERRATUM_DDR111_DDR134 |
243be8e2 KG |
132 | |
133 | #elif defined(CONFIG_P1010) | |
134 | #define CONFIG_MAX_CPUS 1 | |
32c8cfb2 | 135 | #define CONFIG_FSL_SDHC_V2_3 |
243be8e2 | 136 | #define CONFIG_SYS_FSL_NUM_LAWS 12 |
ad75d442 | 137 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 3 |
243be8e2 KG |
138 | #define CONFIG_TSECV2 |
139 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
1fbf3483 PA |
140 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
141 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
142 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 | |
8f29084a | 143 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
1b719e66 | 144 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
42aee64b | 145 | #define CONFIG_SYS_FSL_ERRATUM_IFC_A002769 |
fb855f43 | 146 | #define CONFIG_SYS_FSL_ERRATUM_P1010_A003549 |
bc6bbd6b | 147 | #define CONFIG_SYS_FSL_ERRATUM_IFC_A003399 |
243be8e2 | 148 | |
093cffbe | 149 | /* P1011 is single core version of P1020 */ |
243be8e2 KG |
150 | #elif defined(CONFIG_P1011) |
151 | #define CONFIG_MAX_CPUS 1 | |
152 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 153 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 154 | #define CONFIG_TSECV2 |
b03a466d | 155 | #define CONFIG_FSL_PCIE_DISABLE_ASPM |
243be8e2 | 156 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 157 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
158 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
159 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
243be8e2 | 160 | |
093cffbe | 161 | /* P1012 is single core version of P1021 */ |
243be8e2 KG |
162 | #elif defined(CONFIG_P1012) |
163 | #define CONFIG_MAX_CPUS 1 | |
164 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 165 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 166 | #define CONFIG_TSECV2 |
b03a466d | 167 | #define CONFIG_FSL_PCIE_DISABLE_ASPM |
243be8e2 | 168 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 169 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
170 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
171 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
a52d2f81 HW |
172 | #define QE_MURAM_SIZE 0x6000UL |
173 | #define MAX_QE_RISC 1 | |
174 | #define QE_NUM_OF_SNUM 28 | |
243be8e2 | 175 | |
093cffbe | 176 | /* P1013 is single core version of P1022 */ |
243be8e2 KG |
177 | #elif defined(CONFIG_P1013) |
178 | #define CONFIG_MAX_CPUS 1 | |
179 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 180 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 KG |
181 | #define CONFIG_TSECV2 |
182 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 183 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
2d7534a3 JY |
184 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
185 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
186 | #define CONFIG_FSL_SATA_ERRATUM_A001 | |
243be8e2 KG |
187 | |
188 | #elif defined(CONFIG_P1014) | |
189 | #define CONFIG_MAX_CPUS 1 | |
32c8cfb2 | 190 | #define CONFIG_FSL_SDHC_V2_3 |
243be8e2 | 191 | #define CONFIG_SYS_FSL_NUM_LAWS 12 |
ad75d442 | 192 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 3 |
243be8e2 KG |
193 | #define CONFIG_TSECV2 |
194 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
1fbf3483 PA |
195 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
196 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
197 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 | |
1b719e66 | 198 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
42aee64b | 199 | #define CONFIG_SYS_FSL_ERRATUM_IFC_A002769 |
fb855f43 | 200 | #define CONFIG_SYS_FSL_ERRATUM_P1010_A003549 |
bc6bbd6b | 201 | #define CONFIG_SYS_FSL_ERRATUM_IFC_A003399 |
243be8e2 | 202 | |
093cffbe | 203 | /* P1017 is single core version of P1023 */ |
67a719da RZ |
204 | #elif defined(CONFIG_P1017) |
205 | #define CONFIG_MAX_CPUS 1 | |
206 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
207 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
208 | #define CONFIG_SYS_NUM_FMAN 1 | |
209 | #define CONFIG_SYS_NUM_FM1_DTSEC 2 | |
210 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
211 | #define CONFIG_SYS_QMAN_NUM_PORTALS 3 | |
212 | #define CONFIG_SYS_BMAN_NUM_PORTALS 3 | |
c657d898 | 213 | #define CONFIG_SYS_FM_MURAM_SIZE 0x10000 |
8f29084a | 214 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
e46fedfe | 215 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000 |
67a719da | 216 | |
243be8e2 KG |
217 | #elif defined(CONFIG_P1020) |
218 | #define CONFIG_MAX_CPUS 2 | |
219 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 220 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 221 | #define CONFIG_TSECV2 |
b03a466d | 222 | #define CONFIG_FSL_PCIE_DISABLE_ASPM |
243be8e2 | 223 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 224 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
225 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
226 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
243be8e2 KG |
227 | |
228 | #elif defined(CONFIG_P1021) | |
229 | #define CONFIG_MAX_CPUS 2 | |
230 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 231 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 232 | #define CONFIG_TSECV2 |
b03a466d | 233 | #define CONFIG_FSL_PCIE_DISABLE_ASPM |
243be8e2 | 234 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 235 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
236 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
237 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
a52d2f81 HW |
238 | #define QE_MURAM_SIZE 0x6000UL |
239 | #define MAX_QE_RISC 1 | |
240 | #define QE_NUM_OF_SNUM 28 | |
243be8e2 KG |
241 | |
242 | #elif defined(CONFIG_P1022) | |
243 | #define CONFIG_MAX_CPUS 2 | |
244 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 245 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 KG |
246 | #define CONFIG_TSECV2 |
247 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 248 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
2d7534a3 JY |
249 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
250 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
251 | #define CONFIG_FSL_SATA_ERRATUM_A001 | |
243be8e2 | 252 | |
67a719da RZ |
253 | #elif defined(CONFIG_P1023) |
254 | #define CONFIG_MAX_CPUS 2 | |
255 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
256 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
257 | #define CONFIG_SYS_NUM_FMAN 1 | |
258 | #define CONFIG_SYS_NUM_FM1_DTSEC 2 | |
259 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
260 | #define CONFIG_SYS_QMAN_NUM_PORTALS 3 | |
261 | #define CONFIG_SYS_BMAN_NUM_PORTALS 3 | |
c657d898 | 262 | #define CONFIG_SYS_FM_MURAM_SIZE 0x10000 |
8f29084a | 263 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
e46fedfe | 264 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff600000 |
67a719da | 265 | |
093cffbe KG |
266 | /* P1024 is lower end variant of P1020 */ |
267 | #elif defined(CONFIG_P1024) | |
268 | #define CONFIG_MAX_CPUS 2 | |
269 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 270 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
093cffbe KG |
271 | #define CONFIG_TSECV2 |
272 | #define CONFIG_FSL_PCIE_DISABLE_ASPM | |
273 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 274 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
275 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
276 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
277 | ||
278 | /* P1025 is lower end variant of P1021 */ | |
279 | #elif defined(CONFIG_P1025) | |
280 | #define CONFIG_MAX_CPUS 2 | |
281 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 282 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
093cffbe KG |
283 | #define CONFIG_TSECV2 |
284 | #define CONFIG_FSL_PCIE_DISABLE_ASPM | |
285 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 | |
e46fedfe | 286 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
093cffbe KG |
287 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
288 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
a52d2f81 HW |
289 | #define QE_MURAM_SIZE 0x6000UL |
290 | #define MAX_QE_RISC 1 | |
291 | #define QE_NUM_OF_SNUM 28 | |
093cffbe KG |
292 | |
293 | /* P2010 is single core version of P2020 */ | |
243be8e2 KG |
294 | #elif defined(CONFIG_P2010) |
295 | #define CONFIG_MAX_CPUS 1 | |
296 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 297 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 298 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 299 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
6e7f0bc0 | 300 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
5103a03a | 301 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001 |
243be8e2 KG |
302 | |
303 | #elif defined(CONFIG_P2020) | |
304 | #define CONFIG_MAX_CPUS 2 | |
305 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
ad75d442 | 306 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 2 |
243be8e2 | 307 | #define CONFIG_SYS_FSL_SEC_COMPAT 2 |
e46fedfe | 308 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
6e7f0bc0 | 309 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
5103a03a | 310 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001 |
7d67ed58 LG |
311 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
312 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
313 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
314 | #define CONFIG_SYS_FSL_RMU | |
315 | #define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 | |
243be8e2 | 316 | |
3e978f5d | 317 | #elif defined(CONFIG_PPC_P2041) /* also supports P2040 */ |
d1001e3f | 318 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
1f97987a KG |
319 | #define CONFIG_MAX_CPUS 4 |
320 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 2 | |
321 | #define CONFIG_SYS_FSL_NUM_LAWS 32 | |
322 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
323 | #define CONFIG_SYS_NUM_FMAN 1 | |
324 | #define CONFIG_SYS_NUM_FM1_DTSEC 5 | |
325 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
326 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
327 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 | |
328 | #define CONFIG_SYS_FSL_TBCLK_DIV 32 | |
329 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" | |
e46fedfe | 330 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 |
1f97987a KG |
331 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
332 | #define CONFIG_SYS_FSL_USB2_PHY_ENABLE | |
b6c3722d | 333 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
1f97987a | 334 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
5e23ab0a | 335 | #define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
99d7b0a4 | 336 | #define CONFIG_SYS_FSL_ERRATUM_USB14 |
43f082bb | 337 | #define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
e22be77a | 338 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
4108508a | 339 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
19e4a009 | 340 | #define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER |
7d67ed58 LG |
341 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
342 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
343 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
33eee330 SW |
344 | #define CONFIG_SYS_FSL_ERRATUM_A004510 |
345 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 | |
346 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11 | |
347 | #define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 | |
d59c5570 | 348 | #define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
0118033b | 349 | #define CONFIG_SYS_FSL_ERRATUM_A004849 |
1f97987a | 350 | |
243be8e2 | 351 | #elif defined(CONFIG_PPC_P3041) |
d1001e3f | 352 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
243be8e2 | 353 | #define CONFIG_MAX_CPUS 4 |
b5c8753f | 354 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 2 |
243be8e2 KG |
355 | #define CONFIG_SYS_FSL_NUM_LAWS 32 |
356 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
fbee0f7f KG |
357 | #define CONFIG_SYS_NUM_FMAN 1 |
358 | #define CONFIG_SYS_NUM_FM1_DTSEC 5 | |
359 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
360 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
c657d898 | 361 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
66412c63 | 362 | #define CONFIG_SYS_FSL_TBCLK_DIV 32 |
8f29084a | 363 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
e46fedfe | 364 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 |
86221f09 RZ |
365 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
366 | #define CONFIG_SYS_FSL_USB2_PHY_ENABLE | |
b6c3722d | 367 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
30009766 | 368 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
57125f22 | 369 | #define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
99d7b0a4 | 370 | #define CONFIG_SYS_FSL_ERRATUM_USB14 |
43f082bb | 371 | #define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
e22be77a | 372 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
4108508a | 373 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
19e4a009 | 374 | #define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER |
7d67ed58 LG |
375 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
376 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
377 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
33eee330 SW |
378 | #define CONFIG_SYS_FSL_ERRATUM_A004510 |
379 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 | |
380 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 0x11 | |
381 | #define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 | |
d59c5570 | 382 | #define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
0118033b | 383 | #define CONFIG_SYS_FSL_ERRATUM_A004849 |
243be8e2 | 384 | |
3e978f5d | 385 | #elif defined(CONFIG_PPC_P4080) /* also supports P4040 */ |
d1001e3f | 386 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
243be8e2 | 387 | #define CONFIG_MAX_CPUS 8 |
b5c8753f | 388 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 4 |
243be8e2 KG |
389 | #define CONFIG_SYS_FSL_NUM_LAWS 32 |
390 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
391 | #define CONFIG_SYS_NUM_FMAN 2 | |
392 | #define CONFIG_SYS_NUM_FM1_DTSEC 4 | |
393 | #define CONFIG_SYS_NUM_FM2_DTSEC 4 | |
394 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
395 | #define CONFIG_SYS_NUM_FM2_10GEC 1 | |
396 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
c657d898 | 397 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
66412c63 | 398 | #define CONFIG_SYS_FSL_TBCLK_DIV 16 |
8f29084a | 399 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,p4080-pcie" |
e46fedfe | 400 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 |
243be8e2 KG |
401 | #define CONFIG_SYS_FSL_ERRATUM_CPC_A002 |
402 | #define CONFIG_SYS_FSL_ERRATUM_CPC_A003 | |
fa8d23c0 | 403 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
243be8e2 KG |
404 | #define CONFIG_SYS_FSL_ERRATUM_ELBC_A001 |
405 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
406 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC135 | |
4e0be34a | 407 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC13 |
243be8e2 | 408 | #define CONFIG_SYS_P4080_ERRATUM_CPU22 |
5e23ab0a | 409 | #define CONFIG_SYS_FSL_ERRATUM_NMG_CPU_A011 |
243be8e2 | 410 | #define CONFIG_SYS_P4080_ERRATUM_SERDES8 |
df8af0b4 | 411 | #define CONFIG_SYS_P4080_ERRATUM_SERDES9 |
d90fdba6 | 412 | #define CONFIG_SYS_P4080_ERRATUM_SERDES_A001 |
da30b9fd | 413 | #define CONFIG_SYS_P4080_ERRATUM_SERDES_A005 |
43f082bb | 414 | #define CONFIG_SYS_FSL_ERRATUM_CPU_A003999 |
4108508a | 415 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
19e4a009 | 416 | #define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER |
7d67ed58 LG |
417 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
418 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
419 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
420 | #define CONFIG_SYS_FSL_RMU | |
421 | #define CONFIG_SYS_FSL_SRIO_MSG_UNIT_NUM 2 | |
33eee330 SW |
422 | #define CONFIG_SYS_FSL_ERRATUM_A004510 |
423 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x20 | |
424 | #define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xff000000 | |
d59c5570 | 425 | #define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
0118033b | 426 | #define CONFIG_SYS_FSL_ERRATUM_A004849 |
d607b968 | 427 | #define CONFIG_SYS_FSL_ERRATUM_A004580 |
c0a4e6b8 | 428 | #define CONFIG_SYS_P4080_ERRATUM_PCIE_A003 |
243be8e2 | 429 | |
3e978f5d | 430 | #elif defined(CONFIG_PPC_P5020) /* also supports P5010 */ |
ffd06e02 | 431 | #define CONFIG_SYS_PPC64 /* 64-bit core */ |
d1001e3f | 432 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
243be8e2 | 433 | #define CONFIG_MAX_CPUS 2 |
b5c8753f | 434 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 2 |
243be8e2 KG |
435 | #define CONFIG_SYS_FSL_NUM_LAWS 32 |
436 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
fbee0f7f KG |
437 | #define CONFIG_SYS_NUM_FMAN 1 |
438 | #define CONFIG_SYS_NUM_FM1_DTSEC 5 | |
439 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
440 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
c657d898 | 441 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 |
66412c63 | 442 | #define CONFIG_SYS_FSL_TBCLK_DIV 32 |
8f29084a | 443 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" |
e46fedfe | 444 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 |
86221f09 RZ |
445 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE |
446 | #define CONFIG_SYS_FSL_USB2_PHY_ENABLE | |
b6c3722d | 447 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY |
30009766 | 448 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
99d7b0a4 | 449 | #define CONFIG_SYS_FSL_ERRATUM_USB14 |
e22be77a | 450 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
4108508a | 451 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 |
19e4a009 | 452 | #define CONFIG_SYS_FSL_SRIO_PCIE_BOOT_MASTER |
7d67ed58 LG |
453 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
454 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
455 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
33eee330 SW |
456 | #define CONFIG_SYS_FSL_ERRATUM_A004510 |
457 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 | |
458 | #define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xc0000000 | |
d59c5570 | 459 | #define CONFIG_SYS_FSL_ERRATUM_SRIO_A004034 |
243be8e2 | 460 | |
4905443f | 461 | #elif defined(CONFIG_PPC_P5040) |
1956e431 | 462 | #define CONFIG_SYS_PPC64 |
4905443f TT |
463 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS1 |
464 | #define CONFIG_MAX_CPUS 4 | |
465 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 3 | |
466 | #define CONFIG_SYS_FSL_NUM_LAWS 32 | |
467 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
468 | #define CONFIG_SYS_NUM_FMAN 2 | |
469 | #define CONFIG_SYS_NUM_FM1_DTSEC 5 | |
470 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
471 | #define CONFIG_SYS_NUM_FM2_DTSEC 5 | |
472 | #define CONFIG_SYS_NUM_FM2_10GEC 1 | |
473 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
474 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 | |
475 | #define CONFIG_SYS_FSL_TBCLK_DIV 16 | |
476 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4" | |
477 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 | |
478 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE | |
479 | #define CONFIG_SYS_FSL_USB2_PHY_ENABLE | |
480 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY | |
481 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 | |
99d7b0a4 | 482 | #define CONFIG_SYS_FSL_ERRATUM_USB14 |
4905443f TT |
483 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003 |
484 | #define CONFIG_SYS_FSL_ERRATUM_DDR_A003474 | |
485 | #define CONFIG_SYS_FSL_ERRATUM_A004699 | |
4905443f TT |
486 | #define CONFIG_SYS_FSL_ERRATUM_A004510 |
487 | #define CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV 0x10 | |
488 | #define CONFIG_SYS_FSL_CORENET_SNOOPVEC_COREONLY 0xf0000000 | |
489 | ||
19a8dbdc PK |
490 | #elif defined(CONFIG_BSC9131) |
491 | #define CONFIG_MAX_CPUS 1 | |
492 | #define CONFIG_FSL_SDHC_V2_3 | |
493 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
494 | #define CONFIG_TSECV2 | |
495 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
496 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
765b0bdb PJ |
497 | #define CONFIG_SYS_FSL_DSP_M2_RAM_ADDR 0xb0000000 |
498 | #define CONFIG_SYS_FSL_DSP_CCSRBAR_DEFAULT 0xff600000 | |
19a8dbdc PK |
499 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 |
500 | #define CONFIG_NAND_FSL_IFC | |
19a8dbdc PK |
501 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
502 | ||
35fe948e PK |
503 | #elif defined(CONFIG_BSC9132) |
504 | #define CONFIG_MAX_CPUS 2 | |
505 | #define CONFIG_SYS_PPC_E500_DEBUG_TLB 3 | |
506 | #define CONFIG_FSL_SDHC_V2_3 | |
507 | #define CONFIG_SYS_FSL_NUM_LAWS 12 | |
508 | #define CONFIG_TSECV2 | |
509 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
510 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
511 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xff700000 | |
512 | #define CONFIG_NAND_FSL_IFC | |
35fe948e PK |
513 | #define CONFIG_SYS_FSL_ERRATUM_ESDHC111 |
514 | #define CONFIG_SYS_FSL_ESDHC_P1010_BROKEN_SDCLK | |
515 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.2" | |
516 | ||
3d2972fe YS |
517 | #elif defined(CONFIG_PPC_T4240) || defined(CONFIG_PPC_T4160) |
518 | #define CONFIG_E6500 | |
ffd06e02 | 519 | #define CONFIG_SYS_PPC64 /* 64-bit core */ |
9e758758 YS |
520 | #define CONFIG_FSL_CORENET /* Freescale CoreNet platform */ |
521 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS2 /* Freescale Chassis generation 2 */ | |
f6981439 | 522 | #define CONFIG_SYS_FSL_CORES_PER_CLUSTER 4 |
9e758758 | 523 | #define CONFIG_SYS_FSL_QMAN_V3 /* QMAN version 3 */ |
3d2972fe | 524 | #ifdef CONFIG_PPC_T4240 |
9e758758 | 525 | #define CONFIG_MAX_CPUS 12 |
9e758758 YS |
526 | #define CONFIG_SYS_NUM_FM1_DTSEC 8 |
527 | #define CONFIG_SYS_NUM_FM1_10GEC 2 | |
528 | #define CONFIG_SYS_NUM_FM2_DTSEC 8 | |
529 | #define CONFIG_SYS_NUM_FM2_10GEC 2 | |
530 | #define CONFIG_NUM_DDR_CONTROLLERS 3 | |
3d2972fe | 531 | #else |
b6240846 | 532 | #define CONFIG_MAX_CPUS 8 |
3d2972fe YS |
533 | #define CONFIG_SYS_NUM_FM1_DTSEC 7 |
534 | #define CONFIG_SYS_NUM_FM1_10GEC 1 | |
535 | #define CONFIG_SYS_NUM_FM2_DTSEC 7 | |
536 | #define CONFIG_SYS_NUM_FM2_10GEC 1 | |
537 | #define CONFIG_NUM_DDR_CONTROLLERS 2 | |
538 | #endif | |
b6240846 YS |
539 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 5 |
540 | #define CONFIG_SYS_FSL_NUM_LAWS 32 | |
541 | #define CONFIG_SYS_FSL_SRDS_3 | |
542 | #define CONFIG_SYS_FSL_SRDS_4 | |
543 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
544 | #define CONFIG_SYS_NUM_FMAN 2 | |
b6240846 YS |
545 | #define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_7 |
546 | #define CONFIG_SYS_FMAN_V3 | |
547 | #define CONFIG_SYS_FM_MURAM_SIZE 0x60000 | |
548 | #define CONFIG_SYS_FSL_TBCLK_DIV 16 | |
549 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v3.0" | |
550 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 | |
551 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
552 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
553 | #define CONFIG_SYS_FSL_USB_DUAL_PHY_ENABLE | |
554 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY | |
555 | #define CONFIG_SYS_FSL_ERRATUM_A004468 | |
556 | #define CONFIG_SYS_FSL_ERRATUM_A_004934 | |
557 | #define CONFIG_SYS_FSL_ERRATUM_A005871 | |
558 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 | |
559 | #define CONFIG_SYS_FSL_PCI_VER_3_X | |
560 | ||
8fa0102b PA |
561 | #elif defined(CONFIG_PPC_B4860) || defined(CONFIG_PPC_B4420) |
562 | #define CONFIG_E6500 | |
e1dbdd81 PA |
563 | #define CONFIG_SYS_PPC64 /* 64-bit core */ |
564 | #define CONFIG_FSL_CORENET /* Freescale CoreNet platform */ | |
565 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS2 /* Freescale Chassis generation 2 */ | |
566 | #define CONFIG_SYS_FSL_QMAN_V3 /* QMAN version 3 */ | |
e1dbdd81 PA |
567 | #define CONFIG_SYS_FSL_NUM_LAWS 32 |
568 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
569 | #define CONFIG_SYS_NUM_FMAN 1 | |
e1dbdd81 PA |
570 | #define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_7 |
571 | #define CONFIG_SYS_FMAN_V3 | |
572 | #define CONFIG_SYS_FM_MURAM_SIZE 0x60000 | |
573 | #define CONFIG_SYS_FSL_TBCLK_DIV 16 | |
574 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4" | |
575 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE | |
576 | #define CONFIG_SYS_FSL_ERRATUM_A_004934 | |
04feb57f | 577 | #define CONFIG_SYS_FSL_ERRATUM_A005871 |
e1dbdd81 PA |
578 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 |
579 | ||
8fa0102b | 580 | #ifdef CONFIG_PPC_B4860 |
f6981439 | 581 | #define CONFIG_SYS_FSL_CORES_PER_CLUSTER 4 |
d2404141 YS |
582 | #define CONFIG_MAX_CPUS 4 |
583 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 4 | |
d2404141 YS |
584 | #define CONFIG_SYS_NUM_FM1_DTSEC 6 |
585 | #define CONFIG_SYS_NUM_FM1_10GEC 2 | |
e394ceb1 | 586 | #define CONFIG_NUM_DDR_CONTROLLERS 2 |
d2404141 YS |
587 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 |
588 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
589 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
8fa0102b PA |
590 | #else |
591 | #define CONFIG_MAX_CPUS 2 | |
592 | #define CONFIG_SYS_FSL_CORES_PER_CLUSTER 2 | |
593 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 4 | |
594 | #define CONFIG_SYS_NUM_FM1_DTSEC 4 | |
595 | #define CONFIG_SYS_NUM_FM1_10GEC 0 | |
596 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
597 | #endif | |
d2404141 | 598 | |
5f208d11 YS |
599 | #elif defined(CONFIG_PPC_T1040) |
600 | #define CONFIG_E5500 | |
601 | #define CONFIG_FSL_CORENET /* Freescale CoreNet platform */ | |
602 | #define CONFIG_SYS_FSL_QORIQ_CHASSIS2 /* Freescale Chassis generation 2 */ | |
f6981439 | 603 | #define CONFIG_SYS_FSL_CORES_PER_CLUSTER 1 |
5f208d11 YS |
604 | #define CONFIG_SYS_FSL_QMAN_V3 /* QMAN version 3 */ |
605 | #define CONFIG_MAX_CPUS 4 | |
606 | #define CONFIG_SYS_FSL_NUM_CC_PLLS 5 | |
607 | #define CONFIG_SYS_FSL_NUM_LAWS 16 | |
608 | #define CONFIG_SYS_FSL_SEC_COMPAT 4 | |
609 | #define CONFIG_SYS_NUM_FMAN 1 | |
610 | #define CONFIG_SYS_NUM_FM1_DTSEC 5 | |
611 | #define CONFIG_NUM_DDR_CONTROLLERS 1 | |
612 | #define CONFIG_SYS_FSL_DDR_VER FSL_DDR_VER_4_7 | |
613 | #define CONFIG_SYS_FSL_IFC_BANK_COUNT 4 | |
614 | #define CONFIG_SYS_FMAN_V3 | |
615 | #define CONFIG_SYS_FM_MURAM_SIZE 0x28000 | |
616 | #define CONFIG_SYS_FSL_TBCLK_DIV 32 | |
617 | #define CONFIG_SYS_FSL_PCIE_COMPAT "fsl,qoriq-pcie-v2.4" | |
618 | #define CONFIG_SYS_FSL_SRIO_MAX_PORTS 2 | |
619 | #define CONFIG_SYS_FSL_SRIO_OB_WIN_NUM 9 | |
620 | #define CONFIG_SYS_FSL_SRIO_IB_WIN_NUM 5 | |
621 | #define CONFIG_SYS_FSL_USB1_PHY_ENABLE | |
622 | #define CONFIG_SYS_FSL_USB2_PHY_ENABLE | |
623 | #define CONFIG_SYS_FSL_USB_INTERNAL_UTMI_PHY | |
624 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xfe000000 | |
625 | ||
243be8e2 KG |
626 | #else |
627 | #error Processor type not defined for this platform | |
628 | #endif | |
629 | ||
e46fedfe TT |
630 | #ifndef CONFIG_SYS_CCSRBAR_DEFAULT |
631 | #error "CONFIG_SYS_CCSRBAR_DEFAULT is not defined for this platform." | |
632 | #endif | |
633 | ||
f6981439 YS |
634 | #ifdef CONFIG_E6500 |
635 | #define CONFIG_SYS_FSL_THREADS_PER_CORE 2 | |
636 | #else | |
637 | #define CONFIG_SYS_FSL_THREADS_PER_CORE 1 | |
638 | #endif | |
639 | ||
243be8e2 | 640 | #endif /* _ASM_MPC85xx_CONFIG_H_ */ |