]> git.ipfire.org Git - people/ms/u-boot.git/blame - arch/powerpc/include/asm/u-boot.h
Move arch/ppc to arch/powerpc
[people/ms/u-boot.git] / arch / powerpc / include / asm / u-boot.h
CommitLineData
5b1d7137
WD
1/*
2 * (C) Copyright 2000 - 2002
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
18 * MA 02111-1307 USA
f08abe31
WD
19 *
20 ********************************************************************
21 * NOTE: This header file defines an interface to U-Boot. Including
22 * this (unmodified) header file in another file is considered normal
23 * use of U-Boot, and does *not* fall under the heading of "derived
24 * work".
25 ********************************************************************
5b1d7137
WD
26 */
27
28#ifndef __U_BOOT_H__
29#define __U_BOOT_H__
30
31/*
32 * Board information passed to Linux kernel from U-Boot
33 *
34 * include/asm-ppc/u-boot.h
35 */
36
37#ifndef __ASSEMBLY__
5b1d7137
WD
38
39typedef struct bd_info {
40 unsigned long bi_memstart; /* start of DRAM memory */
b57ca3e1 41 phys_size_t bi_memsize; /* size of DRAM memory in bytes */
5b1d7137
WD
42 unsigned long bi_flashstart; /* start of FLASH memory */
43 unsigned long bi_flashsize; /* size of FLASH memory */
44 unsigned long bi_flashoffset; /* reserved area for startup monitor */
45 unsigned long bi_sramstart; /* start of SRAM memory */
46 unsigned long bi_sramsize; /* size of SRAM memory */
42d1f039 47#if defined(CONFIG_5xx) || defined(CONFIG_8xx) || defined(CONFIG_8260) \
debb7354 48 || defined(CONFIG_E500) || defined(CONFIG_MPC86xx)
5b1d7137 49 unsigned long bi_immr_base; /* base of IMMR register */
945af8d7 50#endif
cbd8a35c 51#if defined(CONFIG_MPC5xxx)
945af8d7 52 unsigned long bi_mbar_base; /* base of internal registers */
983fda83 53#endif
0f898604 54#if defined(CONFIG_MPC83xx)
f046ccd1
EL
55 unsigned long bi_immrbar;
56#endif
983fda83
WD
57#if defined(CONFIG_MPC8220)
58 unsigned long bi_mbar_base; /* base of internal registers */
59 unsigned long bi_inpfreq; /* Input Freq, In MHz */
60 unsigned long bi_pcifreq; /* PCI Freq, in MHz */
61 unsigned long bi_pevfreq; /* PEV Freq, in MHz */
62 unsigned long bi_flbfreq; /* Flexbus Freq, in MHz */
63 unsigned long bi_vcofreq; /* VCO Freq, in MHz */
5b1d7137
WD
64#endif
65 unsigned long bi_bootflags; /* boot / reboot flag (for LynxOS) */
66 unsigned long bi_ip_addr; /* IP Address */
eb85aa59 67 unsigned char bi_enetaddr[6]; /* OLD: see README.enetaddr */
5b1d7137
WD
68 unsigned short bi_ethspeed; /* Ethernet speed in Mbps */
69 unsigned long bi_intfreq; /* Internal Freq, in MHz */
70 unsigned long bi_busfreq; /* Bus Freq, in MHz */
9c4c5ae3 71#if defined(CONFIG_CPM2)
5b1d7137
WD
72 unsigned long bi_cpmfreq; /* CPM_CLK Freq, in MHz */
73 unsigned long bi_brgfreq; /* BRG_CLK Freq, in MHz */
74 unsigned long bi_sccfreq; /* SCC_CLK Freq, in MHz */
75 unsigned long bi_vco; /* VCO Out from PLL, in MHz */
945af8d7 76#endif
281ff9a4
GB
77#if defined(CONFIG_MPC512X)
78 unsigned long bi_ipsfreq; /* IPS Bus Freq, in MHz */
79#endif /* CONFIG_MPC512X */
cbd8a35c 80#if defined(CONFIG_MPC5xxx)
945af8d7
WD
81 unsigned long bi_ipbfreq; /* IPB Bus Freq, in MHz */
82 unsigned long bi_pcifreq; /* PCI Bus Freq, in MHz */
5b1d7137
WD
83#endif
84 unsigned long bi_baudrate; /* Console Baudrate */
12f34241
WD
85#if defined(CONFIG_405) || \
86 defined(CONFIG_405GP) || \
5b1d7137 87 defined(CONFIG_405CR) || \
12f34241 88 defined(CONFIG_405EP) || \
e01bd218 89 defined(CONFIG_405EZ) || \
dbbd1257 90 defined(CONFIG_405EX) || \
12f34241 91 defined(CONFIG_440)
5b1d7137 92 unsigned char bi_s_version[4]; /* Version of this structure */
0c8721a4 93 unsigned char bi_r_version[32]; /* Version of the ROM (AMCC) */
5b1d7137
WD
94 unsigned int bi_procfreq; /* CPU (Internal) Freq, in Hz */
95 unsigned int bi_plb_busfreq; /* PLB Bus speed, in Hz */
96 unsigned int bi_pci_busfreq; /* PCI Bus speed, in Hz */
97 unsigned char bi_pci_enetaddr[6]; /* PCI Ethernet MAC address */
98#endif
99#if defined(CONFIG_HYMOD)
100 hymod_conf_t bi_hymod_conf; /* hymod configuration information */
101#endif
03f5c550 102
e2ffd59b 103#ifdef CONFIG_HAS_ETH1
eb85aa59 104 unsigned char bi_enet1addr[6]; /* OLD: see README.enetaddr */
5b1d7137 105#endif
e2ffd59b 106#ifdef CONFIG_HAS_ETH2
eb85aa59 107 unsigned char bi_enet2addr[6]; /* OLD: see README.enetaddr */
5b1d7137 108#endif
e2ffd59b 109#ifdef CONFIG_HAS_ETH3
eb85aa59 110 unsigned char bi_enet3addr[6]; /* OLD: see README.enetaddr */
ba56f625 111#endif
c68a05fe 112#ifdef CONFIG_HAS_ETH4
eb85aa59 113 unsigned char bi_enet4addr[6]; /* OLD: see README.enetaddr */
c68a05fe 114#endif
115#ifdef CONFIG_HAS_ETH5
eb85aa59 116 unsigned char bi_enet5addr[6]; /* OLD: see README.enetaddr */
c68a05fe 117#endif
03f5c550 118
e01bd218
SR
119#if defined(CONFIG_405GP) || defined(CONFIG_405EP) || \
120 defined(CONFIG_405EZ) || defined(CONFIG_440GX) || \
887e2ec9 121 defined(CONFIG_440EP) || defined(CONFIG_440GR) || \
999ecd5a
SR
122 defined(CONFIG_440EPX) || defined(CONFIG_440GRX) || \
123 defined(CONFIG_460EX) || defined(CONFIG_460GT)
5bb226e8
WD
124 unsigned int bi_opbfreq; /* OPB clock in Hz */
125 int bi_iic_fast[2]; /* Use fast i2c mode */
126#endif
5b1d7137
WD
127#if defined(CONFIG_NX823)
128 unsigned char bi_sernum[8];
129#endif
d6c61aab 130#if defined(CONFIG_4xx)
999ecd5a
SR
131#if defined(CONFIG_440GX) || \
132 defined(CONFIG_460EX) || defined(CONFIG_460GT)
53677ef1
WD
133 int bi_phynum[4]; /* Determines phy mapping */
134 int bi_phymode[4]; /* Determines phy mode */
d6c61aab 135#elif defined(CONFIG_405EP) || defined(CONFIG_440)
53677ef1
WD
136 int bi_phynum[2]; /* Determines phy mapping */
137 int bi_phymode[2]; /* Determines phy mode */
d6c61aab 138#else
53677ef1
WD
139 int bi_phynum[1]; /* Determines phy mapping */
140 int bi_phymode[1]; /* Determines phy mode */
3c74e32a 141#endif
d6c61aab 142#endif /* defined(CONFIG_4xx) */
5b1d7137
WD
143} bd_t;
144
145#endif /* __ASSEMBLY__ */
146#endif /* __U_BOOT_H__ */