]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/BuS/eb_cpu5282/eb_cpu5282.c
board_f: Drop return value from initdram()
[people/ms/u-boot.git] / board / BuS / eb_cpu5282 / eb_cpu5282.c
CommitLineData
9acb626f 1/*
35cf3b57 2 * (C) Copyright 2005-2009
9acb626f
HS
3 * BuS Elektronik GmbH & Co.KG <esw@bus-elektonik.de>
4 *
5 * (C) Copyright 2000-2003
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
1a459660 8 * SPDX-License-Identifier: GPL-2.0+
9acb626f
HS
9 */
10
11#include <common.h>
12#include <command.h>
13#include "asm/m5282.h"
35cf3b57
JS
14#include <bmp_layout.h>
15#include <status_led.h>
16#include <bus_vcxk.h>
17
18/*---------------------------------------------------------------------------*/
19
20DECLARE_GLOBAL_DATA_PTR;
21
d858c335 22#ifdef CONFIG_VIDEO
35cf3b57
JS
23unsigned long display_width;
24unsigned long display_height;
d858c335 25#endif
35cf3b57
JS
26
27/*---------------------------------------------------------------------------*/
9acb626f
HS
28
29int checkboard (void)
30{
d858c335 31 puts("Board: EB+CPU5282 (BuS Elektronik GmbH & Co. KG)\n");
14d0a02a 32#if (CONFIG_SYS_TEXT_BASE == CONFIG_SYS_INT_FLASH_BASE)
d858c335 33 puts(" Boot from Internal FLASH\n");
9acb626f 34#endif
9acb626f
HS
35 return 0;
36}
37
088454cd 38int initdram(void)
9acb626f 39{
0fe34058 40 int size, i;
9acb626f
HS
41
42 size = 0;
d858c335
JSBE
43 MCFSDRAMC_DCR = MCFSDRAMC_DCR_RTIM_6 |
44 MCFSDRAMC_DCR_RC((15 * CONFIG_SYS_CLK / 1000000) >> 4);
45 asm (" nop");
6d0f6bcf 46#ifdef CONFIG_SYS_SDRAM_BASE0
d858c335
JSBE
47 MCFSDRAMC_DACR0 = MCFSDRAMC_DACR_BASE(CONFIG_SYS_SDRAM_BASE0)|
48 MCFSDRAMC_DACR_CASL(1) | MCFSDRAMC_DACR_CBM(3) |
49 MCFSDRAMC_DACR_PS_32;
50 asm (" nop");
0fe34058
WD
51
52 MCFSDRAMC_DMR0 = MCFSDRAMC_DMR_BAM_16M | MCFSDRAMC_DMR_V;
d858c335 53 asm (" nop");
0fe34058
WD
54
55 MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_IP;
d858c335
JSBE
56 asm (" nop");
57 for (i = 0; i < 10; i++)
58 asm (" nop");
0fe34058 59
d858c335
JSBE
60 *(unsigned long *)(CONFIG_SYS_SDRAM_BASE0) = 0xA5A5A5A5;
61 asm (" nop");
0fe34058 62 MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_RE;
d858c335
JSBE
63 asm (" nop");
64
0fe34058
WD
65 for (i = 0; i < 2000; i++)
66 asm (" nop");
d858c335
JSBE
67
68 MCFSDRAMC_DACR0 |= MCFSDRAMC_DACR_IMRS;
69 asm (" nop");
70 /* write SDRAM mode register */
71 *(unsigned long *)(CONFIG_SYS_SDRAM_BASE0 + 0x80440) = 0xA5A5A5A5;
72 asm (" nop");
73 size += CONFIG_SYS_SDRAM_SIZE0 * 1024 * 1024;
0fe34058 74#endif
d858c335 75#ifdef CONFIG_SYS_SDRAM_BASE1xx
6d0f6bcf 76 MCFSDRAMC_DACR1 = MCFSDRAMC_DACR_BASE (CONFIG_SYS_SDRAM_BASE1)
0fe34058
WD
77 | MCFSDRAMC_DACR_CASL (1)
78 | MCFSDRAMC_DACR_CBM (3)
79 | MCFSDRAMC_DACR_PS_16;
80
81 MCFSDRAMC_DMR1 = MCFSDRAMC_DMR_BAM_16M | MCFSDRAMC_DMR_V;
82
83 MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IP;
84
6d0f6bcf 85 *(unsigned short *) (CONFIG_SYS_SDRAM_BASE1) = 0xA5A5;
0fe34058
WD
86 MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_RE;
87
88 for (i = 0; i < 2000; i++)
89 asm (" nop");
90
91 MCFSDRAMC_DACR1 |= MCFSDRAMC_DACR_IMRS;
6d0f6bcf
JCPV
92 *(unsigned int *) (CONFIG_SYS_SDRAM_BASE1 + 0x220) = 0xA5A5;
93 size += CONFIG_SYS_SDRAM_SIZE1 * 1024 * 1024;
0fe34058 94#endif
088454cd
SG
95 gd->ram_size = size;
96
97 return 0;
9acb626f
HS
98}
99
6d0f6bcf 100#if defined(CONFIG_SYS_DRAM_TEST)
9acb626f
HS
101int testdram (void)
102{
6d0f6bcf
JCPV
103 uint *pstart = (uint *) CONFIG_SYS_MEMTEST_START;
104 uint *pend = (uint *) CONFIG_SYS_MEMTEST_END;
9acb626f
HS
105 uint *p;
106
107 printf("SDRAM test phase 1:\n");
108 for (p = pstart; p < pend; p++)
109 *p = 0xaaaaaaaa;
110
111 for (p = pstart; p < pend; p++) {
112 if (*p != 0xaaaaaaaa) {
113 printf ("SDRAM test fails at: %08x\n", (uint) p);
114 return 1;
115 }
116 }
117
118 printf("SDRAM test phase 2:\n");
119 for (p = pstart; p < pend; p++)
120 *p = 0x55555555;
121
122 for (p = pstart; p < pend; p++) {
123 if (*p != 0x55555555) {
124 printf ("SDRAM test fails at: %08x\n", (uint) p);
125 return 1;
126 }
127 }
128
129 printf("SDRAM test passed.\n");
130 return 0;
131}
132#endif
133
d858c335
JSBE
134#if defined(CONFIG_HW_WATCHDOG)
135
136void hw_watchdog_init(void)
137{
138 char *s;
139 int enable;
140
141 enable = 1;
142 s = getenv("watchdog");
143 if (s != NULL)
144 if ((strncmp(s, "off", 3) == 0) || (strncmp(s, "0", 1) == 0))
145 enable = 0;
146 if (enable)
147 MCFGPTA_GPTDDR |= (1<<2);
148 else
149 MCFGPTA_GPTDDR &= ~(1<<2);
150}
151
152void hw_watchdog_reset(void)
153{
154 MCFGPTA_GPTPORT ^= (1<<2);
155}
156#endif
157
9acb626f
HS
158int misc_init_r(void)
159{
35cf3b57
JS
160#ifdef CONFIG_HW_WATCHDOG
161 hw_watchdog_init();
35cf3b57 162#endif
9acb626f
HS
163 return 1;
164}
165
d858c335
JSBE
166void __led_toggle(led_id_t mask)
167{
168 MCFGPTA_GPTPORT ^= (1 << 3);
169}
35cf3b57 170
d858c335
JSBE
171void __led_init(led_id_t mask, int state)
172{
173 __led_set(mask, state);
174 MCFGPTA_GPTDDR |= (1 << 3);
175}
176
177void __led_set(led_id_t mask, int state)
178{
2d8d190c 179 if (state == CONFIG_LED_STATUS_ON)
d858c335
JSBE
180 MCFGPTA_GPTPORT |= (1 << 3);
181 else
182 MCFGPTA_GPTPORT &= ~(1 << 3);
183}
184
185#if defined(CONFIG_VIDEO)
35cf3b57
JS
186
187int drv_video_init(void)
188{
189 char *s;
d858c335 190#ifdef CONFIG_SPLASH_SCREEN
35cf3b57 191 unsigned long splash;
d858c335 192#endif
35cf3b57 193 printf("Init Video as ");
d858c335
JSBE
194 s = getenv("displaywidth");
195 if (s != NULL)
35cf3b57
JS
196 display_width = simple_strtoul(s, NULL, 10);
197 else
198 display_width = 256;
199
d858c335
JSBE
200 s = getenv("displayheight");
201 if (s != NULL)
35cf3b57
JS
202 display_height = simple_strtoul(s, NULL, 10);
203 else
204 display_height = 256;
205
206 printf("%lu x %lu pixel matrix\n", display_width, display_height);
207
208 MCFCCM_CCR &= ~MCFCCM_CCR_SZEN;
209 MCFGPIO_PEPAR &= ~MCFGPIO_PEPAR_PEPA2;
210
211 vcxk_init(display_width, display_height);
212
213#ifdef CONFIG_SPLASH_SCREEN
d858c335
JSBE
214 s = getenv("splashimage");
215 if (s != NULL) {
35cf3b57 216 splash = simple_strtoul(s, NULL, 16);
35cf3b57
JS
217 vcxk_acknowledge_wait();
218 video_display_bitmap(splash, 0, 0);
219 }
220#endif
221 return 0;
222}
223#endif
224
9acb626f
HS
225/*---------------------------------------------------------------------------*/
226
35cf3b57 227#ifdef CONFIG_VIDEO
54841ab5 228int do_brightness(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
9acb626f
HS
229{
230 int rcode = 0;
35cf3b57
JS
231 ulong side;
232 ulong bright;
9acb626f
HS
233
234 switch (argc) {
35cf3b57
JS
235 case 3:
236 side = simple_strtoul(argv[1], NULL, 10);
237 bright = simple_strtoul(argv[2], NULL, 10);
238 if ((side >= 0) && (side <= 3) &&
239 (bright >= 0) && (bright <= 1000)) {
240 vcxk_setbrightness(side, bright);
241 rcode = 0;
242 } else {
243 printf("parameters out of range\n");
244 printf("Usage:\n%s\n", cmdtp->usage);
245 rcode = 1;
246 }
9acb626f
HS
247 break;
248 default:
35cf3b57 249 printf("Usage:\n%s\n", cmdtp->usage);
9acb626f
HS
250 rcode = 1;
251 break;
252 }
253 return rcode;
254}
255
35cf3b57 256/*---------------------------------------------------------------------------*/
9acb626f
HS
257
258U_BOOT_CMD(
35cf3b57
JS
259 bright, 3, 0, do_brightness,
260 "sets the display brightness\n",
261 " <side> <0..1000>\n side: 0/3=both; 1=first; 2=second\n"
9acb626f
HS
262);
263
35cf3b57
JS
264#endif
265
266/* EOF EB+MCF-EV123.c */