]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/amcc/taihu/taihu.c
Command usage cleanup
[people/ms/u-boot.git] / board / amcc / taihu / taihu.c
CommitLineData
d4024bb7
JO
1/*
2 * (C) Copyright 2000-2005
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
5 * (C) Copyright 2005-2007
6 * Beijing UD Technology Co., Ltd., taihusupport@amcc.com
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26#include <common.h>
27#include <command.h>
28#include <asm/processor.h>
29#include <asm/io.h>
30#include <spi.h>
10efa024 31#include <netdev.h>
d4024bb7
JO
32#include <asm/gpio.h>
33
34extern int lcd_init(void);
35
36/*
37 * board_early_init_f
38 */
39int board_early_init_f(void)
40{
41 lcd_init();
42
43 mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
44 mtdcr(uicer, 0x00000000); /* disable all ints */
45 mtdcr(uiccr, 0x00000000);
46 mtdcr(uicpr, 0xFFFF7F00); /* set int polarities */
47 mtdcr(uictr, 0x00000000); /* set int trigger levels */
48 mtdcr(uicsr, 0xFFFFFFFF); /* clear all ints */
49 mtdcr(uicvcr, 0x00000001); /* set vect base=0,INT0 highest priority */
50
6d0f6bcf
JCPV
51 mtebc(pb3ap, CONFIG_SYS_EBC_PB3AP); /* memory bank 3 (CPLD_LCM) initialization */
52 mtebc(pb3cr, CONFIG_SYS_EBC_PB3CR);
d4024bb7 53
779e9751
SR
54 /*
55 * Configure CPC0_PCI to enable PerWE as output
56 * and enable the internal PCI arbiter
57 */
58 mtdcr(cpc0_pci, CPC0_PCI_SPE | CPC0_PCI_HOST_CFG_EN | CPC0_PCI_ARBIT_EN);
59
d4024bb7
JO
60 return 0;
61}
62
63/*
64 * Check Board Identity:
65 */
66int checkboard(void)
67{
68 char *s = getenv("serial#");
69
70 puts("Board: Taihu - AMCC PPC405EP Evaluation Board");
71
72 if (s != NULL) {
73 puts(", serial# ");
74 puts(s);
75 }
76 putc('\n');
77
78 return 0;
79}
80
d4024bb7
JO
81static int do_sw_stat(cmd_tbl_t* cmd_tp, int flags, int argc, char *argv[])
82{
83 char stat;
84 int i;
85
86 stat = in_8((u8 *) CPLD_REG0_ADDR);
87 printf("SW2 status: ");
88 for (i=0; i<4; i++) /* 4-position */
89 printf("%d:%s ", i, stat & (0x08 >> i)?"on":"off");
90 printf("\n");
91 return 0;
92}
93
94U_BOOT_CMD (
95 sw2_stat, 1, 1, do_sw_stat,
2fb2604d 96 "show status of switch 2",
d4024bb7
JO
97 NULL
98 );
99
100static int do_led_ctl(cmd_tbl_t* cmd_tp, int flags, int argc, char *argv[])
101{
102 int led_no;
103
104 if (argc != 3) {
79621bc1 105 cmd_usage(cmd_tp);
d4024bb7
JO
106 return -1;
107 }
108
109 led_no = simple_strtoul(argv[1], NULL, 16);
110 if (led_no != 1 && led_no != 2) {
79621bc1 111 cmd_usage(cmd_tp);
d4024bb7
JO
112 return -1;
113 }
114
115 if (strcmp(argv[2],"off") == 0x0) {
116 if (led_no == 1)
117 gpio_write_bit(30, 1);
118 else
119 gpio_write_bit(31, 1);
120 } else if (strcmp(argv[2],"on") == 0x0) {
121 if (led_no == 1)
122 gpio_write_bit(30, 0);
123 else
124 gpio_write_bit(31, 0);
125 } else {
79621bc1 126 cmd_usage(cmd_tp);
d4024bb7
JO
127 return -1;
128 }
129
130 return 0;
131}
132
133U_BOOT_CMD (
134 led_ctl, 3, 1, do_led_ctl,
2fb2604d 135 "make led 1 or 2 on or off",
d4024bb7
JO
136 "<led_no> <on/off> - make led <led_no> on/off,\n"
137 "\tled_no is 1 or 2\t"
138 );
139
140#define SPI_CS_GPIO0 0
141#define SPI_SCLK_GPIO14 14
142#define SPI_DIN_GPIO15 15
143#define SPI_DOUT_GPIO16 16
144
145void spi_scl(int bit)
146{
147 gpio_write_bit(SPI_SCLK_GPIO14, bit);
148}
149
150void spi_sda(int bit)
151{
152 gpio_write_bit(SPI_DOUT_GPIO16, bit);
153}
154
155unsigned char spi_read(void)
156{
772003e4 157 return (unsigned char)gpio_read_in_bit(SPI_DIN_GPIO15);
d4024bb7
JO
158}
159
d255bb0e 160int spi_cs_is_valid(unsigned int bus, unsigned int cs)
d4024bb7 161{
d255bb0e 162 return bus == 0 && cs == 0;
d4024bb7
JO
163}
164
d255bb0e
HS
165void spi_cs_activate(struct spi_slave *slave)
166{
167 gpio_write_bit(SPI_CS_GPIO0, 1);
168}
d4024bb7 169
d255bb0e
HS
170void spi_cs_deactivate(struct spi_slave *slave)
171{
172 gpio_write_bit(SPI_CS_GPIO0, 0);
173}
d4024bb7
JO
174
175#ifdef CONFIG_PCI
176static unsigned char int_lines[32] = {
177 29, 30, 27, 28, 29, 30, 25, 27,
178 29, 30, 27, 28, 29, 30, 27, 28,
179 29, 30, 27, 28, 29, 30, 27, 28,
180 29, 30, 27, 28, 29, 30, 27, 28};
181
182static void taihu_pci_fixup_irq(struct pci_controller *hose, pci_dev_t dev)
183{
184 unsigned char int_line = int_lines[PCI_DEV(dev) & 31];
185
186 pci_hose_write_config_byte(hose, dev, PCI_INTERRUPT_LINE, int_line);
187}
188
189int pci_pre_init(struct pci_controller *hose)
190{
191 hose->fixup_irq = taihu_pci_fixup_irq;
192 return 1;
193}
194#endif /* CONFIG_PCI */
10efa024
BW
195
196int board_eth_init(bd_t *bis)
197{
198 return pci_eth_init(bis);
199}