]>
Commit | Line | Data |
---|---|---|
6c5879f3 | 1 | /* |
2f5df473 SR |
2 | * (C) Copyright 2007 |
3 | * Stefan Roese, DENX Software Engineering, sr@denx.de. | |
4 | * | |
6c5879f3 MB |
5 | * Copyright (C) 2002 Scott McNutt <smcnutt@artesyncp.com> |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
6c5879f3 MB |
25 | |
26 | #include <ppc_asm.tmpl> | |
27 | #include <config.h> | |
61f2b38a | 28 | #include <asm/mmu.h> |
6c5879f3 MB |
29 | |
30 | /************************************************************************** | |
31 | * TLB TABLE | |
32 | * | |
33 | * This table is used by the cpu boot code to setup the initial tlb | |
34 | * entries. Rather than make broad assumptions in the cpu source tree, | |
35 | * this table lets each board set things up however they like. | |
36 | * | |
37 | * Pointer to the table is returned in r1 | |
38 | * | |
39 | *************************************************************************/ | |
40 | ||
41 | .section .bootpg,"ax" | |
6c5879f3 | 42 | |
692519b1 RJ |
43 | /************************************************************************** |
44 | * TLB table for revA | |
45 | *************************************************************************/ | |
46 | .globl tlbtabA | |
47 | tlbtabA: | |
6c5879f3 | 48 | tlbtab_start |
6c5879f3 | 49 | |
2f5df473 SR |
50 | /* |
51 | * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the | |
52 | * speed up boot process. It is patched after relocation to enable SA_I | |
53 | */ | |
54 | tlbentry(0xff000000, SZ_16M, 0xff000000, 4, AC_R|AC_W|AC_X|SA_G) | |
55 | ||
56 | /* | |
57 | * TLB entries for SDRAM are not needed on this platform. | |
58 | * They are dynamically generated in the SPD DDR(2) detection | |
59 | * routine. | |
60 | */ | |
6c5879f3 | 61 | |
6d0f6bcf JCPV |
62 | tlbentry(CONFIG_SYS_ISRAM_BASE, SZ_256K, 0x00000000, 4, AC_R|AC_W|AC_X|SA_I) |
63 | tlbentry(CONFIG_SYS_FPGA_BASE, SZ_1K, 0xE2000000, 4,AC_R|AC_W|SA_I) | |
64 | ||
65 | tlbentry(CONFIG_SYS_OPER_FLASH, SZ_16M, 0xE7000000, 4,AC_R|AC_W|AC_X|SA_G|SA_I) | |
66 | tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_4K, 0xF0000000, 4, AC_R|AC_W|SA_G|SA_I) | |
67 | ||
68 | tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
69 | tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x10000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
70 | tlbentry(CONFIG_SYS_PCIE_MEMBASE, SZ_256M, 0xB0000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
71 | tlbentry(CONFIG_SYS_PCIE_BASE, SZ_16K, 0x20000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
72 | ||
73 | tlbentry(CONFIG_SYS_PCIE0_CFGBASE, SZ_16M, 0x40000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
74 | tlbentry(CONFIG_SYS_PCIE1_CFGBASE, SZ_16M, 0x80000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
75 | tlbentry(CONFIG_SYS_PCIE2_CFGBASE, SZ_16M, 0xC0000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
76 | tlbentry(CONFIG_SYS_PCIE0_XCFGBASE, SZ_1K, 0x50000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
77 | tlbentry(CONFIG_SYS_PCIE1_XCFGBASE, SZ_1K, 0x90000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
78 | tlbentry(CONFIG_SYS_PCIE2_XCFGBASE, SZ_1K, 0xD0000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
6c5879f3 MB |
79 | tlbtab_end |
80 | ||
692519b1 RJ |
81 | /************************************************************************** |
82 | * TLB table for revB | |
83 | * | |
d10afb39 | 84 | * Notice: revB of the 440SPe chip is very strict about PLB real addresses |
692519b1 RJ |
85 | * and ranges to be mapped for config space: it seems to only work with |
86 | * d_nnnn_nnnn range (hangs the core upon config transaction attempts when | |
87 | * set otherwise) while revA uses c_nnnn_nnnn. | |
88 | *************************************************************************/ | |
89 | .globl tlbtabB | |
90 | tlbtabB: | |
6c5879f3 | 91 | tlbtab_start |
6c5879f3 | 92 | |
2f5df473 SR |
93 | /* |
94 | * BOOT_CS (FLASH) must be first. Before relocation SA_I can be off to use the | |
95 | * speed up boot process. It is patched after relocation to enable SA_I | |
96 | */ | |
97 | tlbentry(0xff000000, SZ_16M, 0xff000000, 4, AC_R|AC_W|AC_X|SA_G) | |
98 | ||
99 | /* | |
100 | * TLB entries for SDRAM are not needed on this platform. | |
101 | * They are dynamically generated in the SPD DDR(2) detection | |
102 | * routine. | |
103 | */ | |
6c5879f3 | 104 | |
6d0f6bcf JCPV |
105 | tlbentry(CONFIG_SYS_ISRAM_BASE, SZ_256K, 0x00000000, 4, AC_R|AC_W|AC_X|SA_I) |
106 | tlbentry(CONFIG_SYS_FPGA_BASE, SZ_1K, 0xE2000000, 4,AC_R|AC_W|SA_I) | |
6c5879f3 | 107 | |
6d0f6bcf JCPV |
108 | tlbentry(CONFIG_SYS_OPER_FLASH, SZ_16M, 0xE7000000, 4,AC_R|AC_W|AC_X|SA_G|SA_I) |
109 | tlbentry(CONFIG_SYS_PERIPHERAL_BASE, SZ_4K, 0xF0000000, 4, AC_R|AC_W|SA_G|SA_I) | |
6c5879f3 | 110 | |
6d0f6bcf JCPV |
111 | tlbentry(CONFIG_SYS_PCI_BASE, SZ_256M, 0x00000000, 0xC, AC_R|AC_W|SA_G|SA_I) |
112 | tlbentry(CONFIG_SYS_PCI_MEMBASE, SZ_256M, 0x10000000, 0xC, AC_R|AC_W|SA_G|SA_I) | |
113 | tlbentry(CONFIG_SYS_PCIE_MEMBASE, SZ_256M, 0xB0000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
692519b1 | 114 | |
6d0f6bcf JCPV |
115 | tlbentry(CONFIG_SYS_PCIE0_CFGBASE, SZ_16M, 0x00000000, 0xD, AC_R|AC_W|SA_G|SA_I) |
116 | tlbentry(CONFIG_SYS_PCIE1_CFGBASE, SZ_16M, 0x20000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
117 | tlbentry(CONFIG_SYS_PCIE2_CFGBASE, SZ_16M, 0x40000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
118 | tlbentry(CONFIG_SYS_PCIE0_XCFGBASE, SZ_1K, 0x10000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
119 | tlbentry(CONFIG_SYS_PCIE1_XCFGBASE, SZ_1K, 0x30000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
120 | tlbentry(CONFIG_SYS_PCIE2_XCFGBASE, SZ_1K, 0x50000000, 0xD, AC_R|AC_W|SA_G|SA_I) | |
6c5879f3 | 121 | tlbtab_end |