]>
Commit | Line | Data |
---|---|---|
84a9dda3 | 1 | /* |
a187559e | 2 | * U-Boot - main board file |
84a9dda3 MF |
3 | * |
4 | * Copyright (c) 2008-2009 Analog Devices Inc. | |
5 | * | |
6 | * Licensed under the GPL-2 or later. | |
7 | */ | |
8 | ||
9 | #include <common.h> | |
10 | #include <config.h> | |
11 | #include <command.h> | |
12 | #include <net.h> | |
13 | #include <netdev.h> | |
14 | #include <spi.h> | |
15 | #include <asm/blackfin.h> | |
032c44e0 | 16 | #include <asm/portmux.h> |
84a9dda3 | 17 | #include <asm/mach-common/bits/otp.h> |
e54c8209 | 18 | #include <asm/sdh.h> |
84a9dda3 MF |
19 | |
20 | DECLARE_GLOBAL_DATA_PTR; | |
21 | ||
22 | int checkboard(void) | |
23 | { | |
24 | printf("Board: ADI BF518F EZ-Board board\n"); | |
25 | printf(" Support: http://blackfin.uclinux.org/\n"); | |
26 | return 0; | |
27 | } | |
28 | ||
84a9dda3 MF |
29 | #if defined(CONFIG_BFIN_MAC) |
30 | static void board_init_enetaddr(uchar *mac_addr) | |
31 | { | |
e856bdcf | 32 | #ifdef CONFIG_MTD_NOR_FLASH |
76ec988b JH |
33 | /* we cram the MAC in the last flash sector */ |
34 | uchar *board_mac_addr = (uchar *)0x203F0096; | |
35 | if (is_valid_ethaddr(board_mac_addr)) { | |
36 | memcpy(mac_addr, board_mac_addr, 6); | |
37 | eth_setenv_enetaddr("ethaddr", mac_addr); | |
84a9dda3 | 38 | } |
76ec988b | 39 | #endif |
84a9dda3 MF |
40 | } |
41 | ||
f57689e7 MF |
42 | /* Only the first run of boards had a KSZ switch */ |
43 | #if defined(CONFIG_BFIN_SPI) && __SILICON_REVISION__ == 0 | |
44 | # define KSZ_POSSIBLE 1 | |
45 | #else | |
46 | # define KSZ_POSSIBLE 0 | |
47 | #endif | |
48 | ||
f8ddcd58 GY |
49 | #define KSZ_MAX_HZ 5000000 |
50 | ||
51 | #define KSZ_WRITE 0x02 | |
52 | #define KSZ_READ 0x03 | |
53 | ||
0c929426 | 54 | #define KSZ_REG_CHID 0x00 /* Register 0: Chip ID0 */ |
f8ddcd58 GY |
55 | #define KSZ_REG_STPID 0x01 /* Register 1: Chip ID1 / Start Switch */ |
56 | #define KSZ_REG_GC9 0x0b /* Register 11: Global Control 9 */ | |
57 | #define KSZ_REG_P3C0 0x30 /* Register 48: Port 3 Control 0 */ | |
58 | ||
59 | static int ksz8893m_transfer(struct spi_slave *slave, uchar dir, uchar reg, | |
e26ad0ea | 60 | uchar data, uchar result[3]) |
f8ddcd58 GY |
61 | { |
62 | unsigned char dout[3] = { dir, reg, data, }; | |
63 | return spi_xfer(slave, sizeof(dout) * 8, dout, result, SPI_XFER_BEGIN | SPI_XFER_END); | |
64 | } | |
65 | ||
66 | static int ksz8893m_reg_set(struct spi_slave *slave, uchar reg, uchar data) | |
67 | { | |
68 | unsigned char din[3]; | |
69 | return ksz8893m_transfer(slave, KSZ_WRITE, reg, data, din); | |
70 | } | |
71 | ||
0c929426 | 72 | static int ksz8893m_reg_read(struct spi_slave *slave, uchar reg) |
f8ddcd58 | 73 | { |
0c929426 | 74 | int ret; |
f8ddcd58 | 75 | unsigned char din[3]; |
0c929426 MF |
76 | ret = ksz8893m_transfer(slave, KSZ_READ, reg, 0, din); |
77 | return ret ? ret : din[2]; | |
78 | } | |
f8ddcd58 | 79 | |
0c929426 MF |
80 | static int ksz8893m_reg_clear(struct spi_slave *slave, uchar reg, uchar mask) |
81 | { | |
82 | return ksz8893m_reg_set(slave, reg, ksz8893m_reg_read(slave, reg) & mask); | |
f8ddcd58 GY |
83 | } |
84 | ||
85 | static int ksz8893m_reset(struct spi_slave *slave) | |
86 | { | |
87 | int ret = 0; | |
88 | ||
89 | /* Disable STPID mode */ | |
90 | ret |= ksz8893m_reg_clear(slave, KSZ_REG_GC9, 0x01); | |
91 | ||
92 | /* Disable VLAN tag insert on Port3 */ | |
93 | ret |= ksz8893m_reg_clear(slave, KSZ_REG_P3C0, 0x04); | |
94 | ||
95 | /* Start switch */ | |
96 | ret |= ksz8893m_reg_set(slave, KSZ_REG_STPID, 0x01); | |
97 | ||
98 | return ret; | |
99 | } | |
100 | ||
f57689e7 | 101 | static bool board_ksz_init(void) |
84a9dda3 | 102 | { |
f57689e7 | 103 | static bool switch_is_alive = false; |
84a9dda3 MF |
104 | |
105 | if (!switch_is_alive) { | |
f8ddcd58 | 106 | struct spi_slave *slave = spi_setup_slave(0, 1, KSZ_MAX_HZ, SPI_MODE_3); |
84a9dda3 MF |
107 | if (slave) { |
108 | if (!spi_claim_bus(slave)) { | |
f57689e7 MF |
109 | bool phy_is_ksz = (ksz8893m_reg_read(slave, KSZ_REG_CHID) == 0x88); |
110 | int ret = phy_is_ksz ? ksz8893m_reset(slave) : 0; | |
0c929426 | 111 | switch_is_alive = (ret == 0); |
84a9dda3 MF |
112 | spi_release_bus(slave); |
113 | } | |
114 | spi_free_slave(slave); | |
115 | } | |
116 | } | |
117 | ||
f57689e7 MF |
118 | return switch_is_alive; |
119 | } | |
120 | ||
121 | int board_eth_init(bd_t *bis) | |
122 | { | |
123 | if (KSZ_POSSIBLE) { | |
124 | if (!board_ksz_init()) | |
125 | return 0; | |
126 | } | |
127 | return bfin_EMAC_initialize(bis); | |
84a9dda3 MF |
128 | } |
129 | #endif | |
130 | ||
131 | int misc_init_r(void) | |
132 | { | |
133 | #ifdef CONFIG_BFIN_MAC | |
134 | uchar enetaddr[6]; | |
135 | if (!eth_getenv_enetaddr("ethaddr", enetaddr)) | |
136 | board_init_enetaddr(enetaddr); | |
137 | #endif | |
138 | ||
e856bdcf | 139 | #ifdef CONFIG_MTD_NOR_FLASH |
03feb8ed MF |
140 | /* we use the last sector for the MAC address / POST LDR */ |
141 | extern flash_info_t flash_info[]; | |
142 | flash_protect(FLAG_PROTECT_SET, 0x203F0000, 0x203FFFFF, &flash_info[0]); | |
143 | #endif | |
144 | ||
84a9dda3 MF |
145 | return 0; |
146 | } | |
ab687907 GY |
147 | |
148 | int board_early_init_f(void) | |
149 | { | |
032c44e0 MF |
150 | /* connect async banks by default */ |
151 | const unsigned short pins[] = { | |
152 | P_AMS2, P_AMS3, 0, | |
153 | }; | |
154 | return peripheral_request_list(pins, "async"); | |
ab687907 | 155 | } |
e54c8209 CC |
156 | |
157 | #ifdef CONFIG_BFIN_SDH | |
158 | int board_mmc_init(bd_t *bis) | |
159 | { | |
160 | return bfin_mmc_init(bis); | |
161 | } | |
162 | #endif |