]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/cpu86/cpu86.h
rename CFG_ macros to CONFIG_SYS
[people/ms/u-boot.git] / board / cpu86 / cpu86.h
CommitLineData
7e7f3e35
WD
1#ifndef __BOARD_CPU86__
2#define __BOARD_CPU86__
3
4#include <config.h>
5
6#define REG8(x) (*(volatile unsigned char *)(x))
7
8/* CPU86 register definitions */
6d0f6bcf
JCPV
9#define CPU86_VME_EAC REG8(CONFIG_SYS_BCRS_BASE + 0x00)
10#define CPU86_VME_SAC REG8(CONFIG_SYS_BCRS_BASE + 0x01)
11#define CPU86_VME_MAC REG8(CONFIG_SYS_BCRS_BASE + 0x02)
12#define CPU86_BCR REG8(CONFIG_SYS_BCRS_BASE + 0x03)
13#define CPU86_BSR REG8(CONFIG_SYS_BCRS_BASE + 0x04)
14#define CPU86_WDOG_RPORT REG8(CONFIG_SYS_BCRS_BASE + 0x05)
15#define CPU86_MBOX_IRQ REG8(CONFIG_SYS_BCRS_BASE + 0x04)
16#define CPU86_REV REG8(CONFIG_SYS_BCRS_BASE + 0x07)
17#define CPU86_VME_IRQMASK REG8(CONFIG_SYS_BCRS_BASE + 0x80)
18#define CPU86_VME_IRQSTATUS REG8(CONFIG_SYS_BCRS_BASE + 0x81)
19#define CPU86_LOCAL_IRQMASK REG8(CONFIG_SYS_BCRS_BASE + 0x82)
20#define CPU86_LOCAL_IRQSTATUS REG8(CONFIG_SYS_BCRS_BASE + 0x83)
21#define CPU86_PMCL_IRQSTATUS REG8(CONFIG_SYS_BCRS_BASE + 0x84)
7e7f3e35
WD
22
23/* Board Control Register bits */
24#define CPU86_BCR_FWPT 0x01
25#define CPU86_BCR_FWRE 0x02
26
27#endif /* __BOARD_CPU86__ */