[people/ms/u-boot.git] / board / el / el6x / el6x.c

/*
 * Copyright (C) Stefano Babic <sbabic@denx.de>
 *
 * Based on other i.MX6 boards
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#include <asm/arch/clock.h>
#include <asm/arch/imx-regs.h>
#include <asm/arch/iomux.h>
#include <asm/arch/mx6-pins.h>
#include <linux/errno.h>
#include <asm/gpio.h>
#include <asm/mach-imx/mxc_i2c.h>
#include <asm/mach-imx/iomux-v3.h>
#include <asm/mach-imx/boot_mode.h>
#include <asm/mach-imx/video.h>
#include <mmc.h>
#include <fsl_esdhc.h>
#include <miiphy.h>
#include <netdev.h>
#include <asm/arch/mxc_hdmi.h>
#include <asm/arch/crm_regs.h>
#include <asm/io.h>
#include <asm/arch/sys_proto.h>
#include <i2c.h>
#include <power/pmic.h>
#include <power/pfuze100_pmic.h>
#include <asm/arch/mx6-ddr.h>

DECLARE_GLOBAL_DATA_PTR;

#define OPEN_PAD_CTRL  (PAD_CTL_ODE  | PAD_CTL_DSE_DISABLE | (0 << 12))

#define UART_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm |			\
	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP |			\
	PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm |			\
	PAD_CTL_SRE_FAST  | PAD_CTL_HYS)

#define ENET_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)

#define ENET_PAD_CTRL_PD  (PAD_CTL_PUS_100K_DOWN |		\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)

#define ENET_PAD_CTRL_CLK  ((PAD_CTL_PUS_100K_UP & ~PAD_CTL_PKE) | \
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)

#define SPI_PAD_CTRL (PAD_CTL_HYS | PAD_CTL_SPEED_MED | \
	PAD_CTL_DSE_40ohm | PAD_CTL_SRE_FAST)

#define I2C_PAD_CTRL  (PAD_CTL_PUS_100K_UP |			\
	PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS |	\
	PAD_CTL_ODE | PAD_CTL_SRE_FAST)

#define I2C_PMIC	1

#define I2C_PAD MUX_PAD_CTRL(I2C_PAD_CTRL)

#define ETH_PHY_RESET	IMX_GPIO_NR(2, 4)

int dram_init(void)
{
	gd->ram_size = imx_ddr_size();

	return 0;
}

iomux_v3_cfg_t const uart2_pads[] = {
	MX6_PAD_SD3_DAT5__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
	MX6_PAD_SD3_DAT4__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL),
};

static void setup_iomux_uart(void)
{
	imx_iomux_v3_setup_multiple_pads(uart2_pads, ARRAY_SIZE(uart2_pads));
}

#ifdef CONFIG_TARGET_ZC5202
iomux_v3_cfg_t const enet_pads[] = {
	MX6_PAD_GPIO_18__ENET_RX_CLK		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_RXD0__ENET_RX_DATA0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_RXD1__ENET_RX_DATA1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_KEY_COL2__ENET_RX_DATA2		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_KEY_COL0__ENET_RX_DATA3		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_CRS_DV__ENET_RX_EN		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK	| MUX_PAD_CTRL(ENET_PAD_CTRL_CLK),
	MX6_PAD_ENET_TXD0__ENET_TX_DATA0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_TXD1__ENET_TX_DATA1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_GPIO_19__ENET_TX_ER		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_KEY_ROW2__ENET_TX_DATA2		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_KEY_ROW0__ENET_TX_DATA3		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_TX_EN__ENET_TX_EN		| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_RX_ER__ENET_RX_ER		| MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
	/* Switch Reset */
	MX6_PAD_NANDF_D4__GPIO2_IO04		| MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
	/* Switch Interrupt */
	MX6_PAD_NANDF_D5__GPIO2_IO05		| MUX_PAD_CTRL(NO_PAD_CTRL),
	/* use CRS and COL pads as GPIOs */
	MX6_PAD_KEY_COL3__GPIO4_IO12		| MUX_PAD_CTRL(OPEN_PAD_CTRL),
	MX6_PAD_KEY_ROW1__GPIO4_IO09		| MUX_PAD_CTRL(OPEN_PAD_CTRL),

};

#define BOARD_NAME "EL6x-ZC5202"
#else
iomux_v3_cfg_t const enet_pads[] = {
	MX6_PAD_ENET_MDIO__ENET_MDIO	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_MDC__ENET_MDC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TXC__RGMII_TXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TD0__RGMII_TD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TD1__RGMII_TD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TD2__RGMII_TD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TD3__RGMII_TD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK	| MUX_PAD_CTRL(ENET_PAD_CTRL_CLK),
	MX6_PAD_RGMII_RXC__RGMII_RXC	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_RD0__RGMII_RD0	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_RD1__RGMII_RD1	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_RD2__RGMII_RD2	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_RD3__RGMII_RD3	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL	| MUX_PAD_CTRL(ENET_PAD_CTRL),
	MX6_PAD_NANDF_D4__GPIO2_IO04		| MUX_PAD_CTRL(NO_PAD_CTRL),
	MX6_PAD_NANDF_D5__GPIO2_IO05		| MUX_PAD_CTRL(NO_PAD_CTRL),
};
#define BOARD_NAME "EL6x-ZC5601"
#endif

static void setup_iomux_enet(void)
{
	imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));

#ifdef CONFIG_TARGET_ZC5202
	/* set CRS and COL to input */
	gpio_direction_input(IMX_GPIO_NR(4, 9));
	gpio_direction_input(IMX_GPIO_NR(4, 12));

	/* Reset Switch */
	gpio_direction_output(ETH_PHY_RESET , 0);
	mdelay(2);
	gpio_set_value(ETH_PHY_RESET, 1);
#endif
}

int board_phy_config(struct phy_device *phydev)
{
	if (phydev->drv->config)
		phydev->drv->config(phydev);

	return 0;
}

#ifdef CONFIG_MXC_SPI
#ifdef CONFIG_TARGET_ZC5202
iomux_v3_cfg_t const ecspi1_pads[] = {
	MX6_PAD_DISP0_DAT20__ECSPI1_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT21__ECSPI1_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT22__ECSPI1_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT23__GPIO5_IO17  | MUX_PAD_CTRL(NO_PAD_CTRL),
	MX6_PAD_DISP0_DAT15__GPIO5_IO09  | MUX_PAD_CTRL(NO_PAD_CTRL),
};

iomux_v3_cfg_t const ecspi3_pads[] = {
	MX6_PAD_DISP0_DAT0__ECSPI3_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT2__ECSPI3_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT1__ECSPI3_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT7__GPIO4_IO28	 | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT8__GPIO4_IO29	 | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT9__GPIO4_IO30	 | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_DISP0_DAT10__GPIO4_IO31	 | MUX_PAD_CTRL(SPI_PAD_CTRL),
};
#endif

iomux_v3_cfg_t const ecspi4_pads[] = {
	MX6_PAD_EIM_D21__ECSPI4_SCLK | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_EIM_D28__ECSPI4_MOSI | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_EIM_D22__ECSPI4_MISO | MUX_PAD_CTRL(SPI_PAD_CTRL),
	MX6_PAD_EIM_D20__GPIO3_IO20  | MUX_PAD_CTRL(NO_PAD_CTRL),
};

int board_spi_cs_gpio(unsigned bus, unsigned cs)
{
	return (bus == CONFIG_SF_DEFAULT_BUS && cs == CONFIG_SF_DEFAULT_CS)
		? (IMX_GPIO_NR(3, 20)) : -1;
}

static void setup_spi(void)
{
#ifdef CONFIG_TARGET_ZC5202
	gpio_request(IMX_GPIO_NR(5, 17), "spi_cs0");
	gpio_request(IMX_GPIO_NR(5, 9), "spi_cs1");
	gpio_direction_output(IMX_GPIO_NR(5, 17), 1);
	gpio_direction_output(IMX_GPIO_NR(5, 9), 1);
	imx_iomux_v3_setup_multiple_pads(ecspi1_pads, ARRAY_SIZE(ecspi1_pads));
#endif

	gpio_request(IMX_GPIO_NR(3, 20), "spi4_cs0");
	gpio_direction_output(IMX_GPIO_NR(3, 20), 1);
	imx_iomux_v3_setup_multiple_pads(ecspi4_pads, ARRAY_SIZE(ecspi4_pads));

	enable_spi_clk(true, 3);
}
#endif

static struct i2c_pads_info i2c_pad_info1 = {
	.scl = {
		.i2c_mode = MX6_PAD_EIM_EB2__I2C2_SCL | I2C_PAD,
		.gpio_mode = MX6_PAD_EIM_EB2__GPIO2_IO30 | I2C_PAD,
		.gp = IMX_GPIO_NR(2, 30)
	},
	.sda = {
		.i2c_mode = MX6_PAD_KEY_ROW3__I2C2_SDA | I2C_PAD,
		.gpio_mode = MX6_PAD_KEY_ROW3__GPIO4_IO13 | I2C_PAD,
		.gp = IMX_GPIO_NR(4, 13)
	}
};

static struct i2c_pads_info i2c_pad_info2 = {
	.scl = {
		.i2c_mode = MX6_PAD_GPIO_5__I2C3_SCL | I2C_PAD,
		.gpio_mode = MX6_PAD_GPIO_5__GPIO1_IO05 | I2C_PAD,
		.gp = IMX_GPIO_NR(1, 5)
	},
	.sda = {
		.i2c_mode = MX6_PAD_GPIO_16__I2C3_SDA | I2C_PAD,
		.gpio_mode = MX6_PAD_GPIO_16__GPIO7_IO11 | I2C_PAD,
		.gp = IMX_GPIO_NR(7, 11)
	}
};

iomux_v3_cfg_t const usdhc2_pads[] = {
	MX6_PAD_SD2_CLK__SD2_CLK	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD2_CMD__SD2_CMD	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD2_DAT0__SD2_DATA0	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD2_DAT1__SD2_DATA1	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD2_DAT2__SD2_DATA2	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD2_DAT3__SD2_DATA3	| MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_GPIO_4__SD2_CD_B	| MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
};

iomux_v3_cfg_t const usdhc4_pads[] = {
	MX6_PAD_SD4_CLK__SD4_CLK   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_CMD__SD4_CMD   | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT0__SD4_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT1__SD4_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT2__SD4_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT3__SD4_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT4__SD4_DATA4 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT5__SD4_DATA5 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT6__SD4_DATA6 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
	MX6_PAD_SD4_DAT7__SD4_DATA7 | MUX_PAD_CTRL(USDHC_PAD_CTRL),
};

#ifdef CONFIG_FSL_ESDHC
struct fsl_esdhc_cfg usdhc_cfg[2] = {
	{USDHC2_BASE_ADDR},
	{USDHC4_BASE_ADDR},
};

#define USDHC2_CD_GPIO	IMX_GPIO_NR(1, 4)

int board_mmc_getcd(struct mmc *mmc)
{
	struct fsl_esdhc_cfg *cfg = (struct fsl_esdhc_cfg *)mmc->priv;
	int ret = 0;

	switch (cfg->esdhc_base) {
	case USDHC2_BASE_ADDR:
		ret = !gpio_get_value(USDHC2_CD_GPIO);
		break;
	case USDHC4_BASE_ADDR:
		ret = 1; /* eMMC/uSDHC4 is always present */
		break;
	}

	return ret;
}

int board_mmc_init(bd_t *bis)
{
#ifndef CONFIG_SPL_BUILD
	int ret;
	int i;

	/*
	 * According to the board_mmc_init() the following map is done:
	 * (U-boot device node)    (Physical Port)
	 * mmc0                    SD2
	 * mmc1                    SD3
	 * mmc2                    eMMC
	 */
	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
		switch (i) {
		case 0:
			imx_iomux_v3_setup_multiple_pads(
				usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
			gpio_direction_input(USDHC2_CD_GPIO);
			usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
			break;
		case 1:
			imx_iomux_v3_setup_multiple_pads(
				usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
			usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
			break;
		default:
			printf("Warning: you configured more USDHC controllers"
			       "(%d) then supported by the board (%d)\n",
			       i + 1, CONFIG_SYS_FSL_USDHC_NUM);
			return -EINVAL;
		}

		ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
		if (ret)
			return ret;
	}

	return 0;
#else
	struct src *psrc = (struct src *)SRC_BASE_ADDR;
	unsigned reg = readl(&psrc->sbmr1) >> 11;

	/*
	 * Upon reading BOOT_CFG register the following map is done:
	 * Bit 11 and 12 of BOOT_CFG register can determine the current
	 * mmc port
	 * 0x1                  SD1
	 * 0x2                  SD2
	 * 0x3                  SD4
	 */

	switch (reg & 0x3) {
	case 0x1:
		imx_iomux_v3_setup_multiple_pads(
			usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
		usdhc_cfg[0].esdhc_base = USDHC2_BASE_ADDR;
		usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
		gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
		break;
	case 0x3:
		imx_iomux_v3_setup_multiple_pads(
			usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
		usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR;
		usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
		gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
		break;
	}

	return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
#endif

}
#endif


/*
 * Do not overwrite the console
 * Use always serial for U-Boot console
 */
int overwrite_console(void)
{
	return 1;
}

int board_eth_init(bd_t *bis)
{
	setup_iomux_enet();
	enable_enet_clk(1);

	return cpu_eth_init(bis);
}

int board_early_init_f(void)
{

	setup_iomux_uart();
	setup_spi();

	return 0;
}

int board_init(void)
{
	/* address of boot parameters */
	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;

	setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
	setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info2);

	return 0;
}

int power_init_board(void)
{
	struct pmic *p;
	int ret;
	unsigned int reg;

	ret = power_pfuze100_init(I2C_PMIC);
	if (ret)
		return ret;

	p = pmic_get("PFUZE100");
	ret = pmic_probe(p);
	if (ret)
		return ret;

	pmic_reg_read(p, PFUZE100_DEVICEID, &reg);
	printf("PMIC:  PFUZE100 ID=0x%02x\n", reg);

	/* Increase VGEN3 from 2.5 to 2.8V */
	pmic_reg_read(p, PFUZE100_VGEN3VOL, &reg);
	reg &= ~LDO_VOL_MASK;
	reg |= LDOB_2_80V;
	pmic_reg_write(p, PFUZE100_VGEN3VOL, reg);

	/* Increase VGEN5 from 2.8 to 3V */
	pmic_reg_read(p, PFUZE100_VGEN5VOL, &reg);
	reg &= ~LDO_VOL_MASK;
	reg |= LDOB_3_00V;
	pmic_reg_write(p, PFUZE100_VGEN5VOL, reg);

	/* Set SW1AB stanby volage to 0.975V */
	pmic_reg_read(p, PFUZE100_SW1ABSTBY, &reg);
	reg &= ~SW1x_STBY_MASK;
	reg |= SW1x_0_975V;
	pmic_reg_write(p, PFUZE100_SW1ABSTBY, reg);

	/* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
	pmic_reg_read(p, PFUZE100_SW1ABCONF, &reg);
	reg &= ~SW1xCONF_DVSSPEED_MASK;
	reg |= SW1xCONF_DVSSPEED_4US;
	pmic_reg_write(p, PFUZE100_SW1ABCONF, reg);

	/* Set SW1C standby voltage to 0.975V */
	pmic_reg_read(p, PFUZE100_SW1CSTBY, &reg);
	reg &= ~SW1x_STBY_MASK;
	reg |= SW1x_0_975V;
	pmic_reg_write(p, PFUZE100_SW1CSTBY, reg);

	/* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */
	pmic_reg_read(p, PFUZE100_SW1CCONF, &reg);
	reg &= ~SW1xCONF_DVSSPEED_MASK;
	reg |= SW1xCONF_DVSSPEED_4US;
	pmic_reg_write(p, PFUZE100_SW1CCONF, reg);

	return 0;
}

#ifdef CONFIG_CMD_BMODE
static const struct boot_mode board_boot_modes[] = {
	/* 4 bit bus width */
	{"sd2",	 MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
	/* 8 bit bus width */
	{"emmc", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00)},
	{NULL,	 0},
};
#endif

int board_late_init(void)
{
#ifdef CONFIG_CMD_BMODE
	add_board_boot_modes(board_boot_modes);
#endif

	env_set("board_name", BOARD_NAME);
	return 0;
}

int checkboard(void)
{
	puts("Board: ");
	puts(BOARD_NAME "\n");

	return 0;
}

#ifdef CONFIG_SPL_BUILD
#include <spl.h>
#include <libfdt.h>

const struct mx6dq_iomux_ddr_regs mx6_ddr_ioregs = {
	.dram_sdclk_0 =  0x00020030,
	.dram_sdclk_1 =  0x00020030,
	.dram_cas =  0x00020030,
	.dram_ras =  0x00020030,
	.dram_reset =  0x00020030,
	.dram_sdcke0 =  0x00003000,
	.dram_sdcke1 =  0x00003000,
	.dram_sdba2 =  0x00000000,
	.dram_sdodt0 =  0x00003030,
	.dram_sdodt1 =  0x00003030,
	.dram_sdqs0 =  0x00000030,
	.dram_sdqs1 =  0x00000030,
	.dram_sdqs2 =  0x00000030,
	.dram_sdqs3 =  0x00000030,
	.dram_sdqs4 =  0x00000030,
	.dram_sdqs5 =  0x00000030,
	.dram_sdqs6 =  0x00000030,
	.dram_sdqs7 =  0x00000030,
	.dram_dqm0 =  0x00020030,
	.dram_dqm1 =  0x00020030,
	.dram_dqm2 =  0x00020030,
	.dram_dqm3 =  0x00020030,
	.dram_dqm4 =  0x00020030,
	.dram_dqm5 =  0x00020030,
	.dram_dqm6 =  0x00020030,
	.dram_dqm7 =  0x00020030,
};

const struct mx6dq_iomux_grp_regs mx6_grp_ioregs = {
	.grp_ddr_type =  0x000C0000,
	.grp_ddrmode_ctl =  0x00020000,
	.grp_ddrpke =  0x00000000,
	.grp_addds =  0x00000030,
	.grp_ctlds =  0x00000030,
	.grp_ddrmode =  0x00020000,
	.grp_b0ds =  0x00000030,
	.grp_b1ds =  0x00000030,
	.grp_b2ds =  0x00000030,
	.grp_b3ds =  0x00000030,
	.grp_b4ds =  0x00000030,
	.grp_b5ds =  0x00000030,
	.grp_b6ds =  0x00000030,
	.grp_b7ds =  0x00000030,
};

const struct mx6_mmdc_calibration mx6_mmcd_calib = {
	.p0_mpwldectrl0 =  0x001F001F,
	.p0_mpwldectrl1 =  0x001F001F,
	.p1_mpwldectrl0 =  0x00440044,
	.p1_mpwldectrl1 =  0x00440044,
	.p0_mpdgctrl0 =  0x434B0350,
	.p0_mpdgctrl1 =  0x034C0359,
	.p1_mpdgctrl0 =  0x434B0350,
	.p1_mpdgctrl1 =  0x03650348,
	.p0_mprddlctl =  0x4436383B,
	.p1_mprddlctl =  0x39393341,
	.p0_mpwrdlctl =  0x35373933,
	.p1_mpwrdlctl =  0x48254A36,
};

/* MT41K128M16JT-125 */
static struct mx6_ddr3_cfg mem_ddr = {
	.mem_speed = 1600,
	.density = 2,
	.width = 16,
	.banks = 8,
	.rowaddr = 14,
	.coladdr = 10,
	.pagesz = 2,
	.trcd = 1375,
	.trcmin = 4875,
	.trasmin = 3500,
};

static void ccgr_init(void)
{
	struct mxc_ccm_reg *ccm = (struct mxc_ccm_reg *)CCM_BASE_ADDR;

	writel(0x00C03F3F, &ccm->CCGR0);
	writel(0x0030FC03, &ccm->CCGR1);
	writel(0x0FFFC000, &ccm->CCGR2);
	writel(0x3FF00000, &ccm->CCGR3);
	writel(0x00FFF300, &ccm->CCGR4);
	writel(0x0F0000C3, &ccm->CCGR5);
	writel(0x000003FF, &ccm->CCGR6);
}

static void gpr_init(void)
{
	struct iomuxc *iomux = (struct iomuxc *)IOMUXC_BASE_ADDR;

	/* enable AXI cache for VDOA/VPU/IPU */
	writel(0xF00000CF, &iomux->gpr[4]);
	/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
	writel(0x007F007F, &iomux->gpr[6]);
	writel(0x007F007F, &iomux->gpr[7]);
}

/*
 * This section requires the differentiation between iMX6 Sabre boards, but
 * for now, it will configure only for the mx6q variant.
 */
static void spl_dram_init(void)
{
	struct mx6_ddr_sysinfo sysinfo = {
		/* width of data bus:0=16,1=32,2=64 */
		.dsize = 2,
		/* config for full 4GB range so that get_mem_size() works */
		.cs_density = 32, /* 32Gb per CS */
		/* single chip select */
		.ncs = 1,
		.cs1_mirror = 0,
		.rtt_wr = 1 /*DDR3_RTT_60_OHM*/,	/* RTT_Wr = RZQ/4 */
		.rtt_nom = 1 /*DDR3_RTT_60_OHM*/,	/* RTT_Nom = RZQ/4 */
		.walat = 1,	/* Write additional latency */
		.ralat = 5,	/* Read additional latency */
		.mif3_mode = 3,	/* Command prediction working mode */
		.bi_on = 1,	/* Bank interleaving enabled */
		.sde_to_rst = 0x10,	/* 14 cycles, 200us (JEDEC default) */
		.rst_to_cke = 0x23,	/* 33 cycles, 500us (JEDEC default) */
		.ddr_type = DDR_TYPE_DDR3,
		.refsel = 1,	/* Refresh cycles at 32KHz */
		.refr = 7,	/* 8 refresh commands per refresh cycle */
	};

	mx6dq_dram_iocfg(64, &mx6_ddr_ioregs, &mx6_grp_ioregs);
	mx6_dram_cfg(&sysinfo, &mx6_mmcd_calib, &mem_ddr);
}

void board_init_f(ulong dummy)
{
	/* setup AIPS and disable watchdog */
	arch_cpu_init();

	ccgr_init();
	gpr_init();

	/* iomux and setup of i2c */
	board_early_init_f();

	/* setup GP timer */
	timer_init();

	/* UART clocks enabled and gd valid - init serial console */
	preloader_console_init();

	/* DDR initialization */
	spl_dram_init();

	/* Clear the BSS. */
	memset(__bss_start, 0, __bss_end - __bss_start);

	/* load/boot image from boot device */
	board_init_r(NULL, 0);
}

#endif
Commit	Line	Data
8be4f40e SB	1	/*
	2	* Copyright (C) Stefano Babic <sbabic@denx.de>
	3	*
	4	* Based on other i.MX6 boards
	5	*
	6	* SPDX-License-Identifier: GPL-2.0+
	7	*/
	8
	9	#include <asm/arch/clock.h>
	10	#include <asm/arch/imx-regs.h>
	11	#include <asm/arch/iomux.h>
	12	#include <asm/arch/mx6-pins.h>
1221ce45	13	#include <linux/errno.h>
8be4f40e	14	#include <asm/gpio.h>
552a848e SB	15	#include <asm/mach-imx/mxc_i2c.h>
	16	#include <asm/mach-imx/iomux-v3.h>
	17	#include <asm/mach-imx/boot_mode.h>
	18	#include <asm/mach-imx/video.h>
8be4f40e SB	19	#include <mmc.h>
	20	#include <fsl_esdhc.h>
	21	#include <miiphy.h>
	22	#include <netdev.h>
	23	#include <asm/arch/mxc_hdmi.h>
	24	#include <asm/arch/crm_regs.h>
	25	#include <asm/io.h>
	26	#include <asm/arch/sys_proto.h>
	27	#include <i2c.h>
	28	#include <power/pmic.h>
	29	#include <power/pfuze100_pmic.h>
	30	#include <asm/arch/mx6-ddr.h>
	31
	32	DECLARE_GLOBAL_DATA_PTR;
	33
	34	#define OPEN_PAD_CTRL (PAD_CTL_ODE \| PAD_CTL_DSE_DISABLE \| (0 << 12))
	35
	36	#define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP \| \
	37	PAD_CTL_SPEED_MED \| PAD_CTL_DSE_40ohm \| \
	38	PAD_CTL_SRE_FAST \| PAD_CTL_HYS)
	39
	40	#define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP \| \
	41	PAD_CTL_SPEED_LOW \| PAD_CTL_DSE_80ohm \| \
	42	PAD_CTL_SRE_FAST \| PAD_CTL_HYS)
	43
	44	#define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP \| \
	45	PAD_CTL_SPEED_MED \| PAD_CTL_DSE_40ohm \| PAD_CTL_HYS)
	46
	47	#define ENET_PAD_CTRL_PD (PAD_CTL_PUS_100K_DOWN \| \
	48	PAD_CTL_SPEED_MED \| PAD_CTL_DSE_40ohm \| PAD_CTL_HYS)
	49
	50	#define ENET_PAD_CTRL_CLK ((PAD_CTL_PUS_100K_UP & ~PAD_CTL_PKE) \| \
	51	PAD_CTL_SPEED_MED \| PAD_CTL_DSE_40ohm \| PAD_CTL_SRE_FAST)
	52
	53	#define SPI_PAD_CTRL (PAD_CTL_HYS \| PAD_CTL_SPEED_MED \| \
	54	PAD_CTL_DSE_40ohm \| PAD_CTL_SRE_FAST)
	55
	56	#define I2C_PAD_CTRL (PAD_CTL_PUS_100K_UP \| \
	57	PAD_CTL_SPEED_MED \| PAD_CTL_DSE_40ohm \| PAD_CTL_HYS \| \
	58	PAD_CTL_ODE \| PAD_CTL_SRE_FAST)
	59
	60	#define I2C_PMIC 1
	61
	62	#define I2C_PAD MUX_PAD_CTRL(I2C_PAD_CTRL)
	63
	64	#define ETH_PHY_RESET IMX_GPIO_NR(2, 4)
	65
	66	int dram_init(void)
	67	{
	68	gd->ram_size = imx_ddr_size();
	69
	70	return 0;
	71	}
	72
	73	iomux_v3_cfg_t const uart2_pads[] = {
	74	MX6_PAD_SD3_DAT5__UART2_TX_DATA \| MUX_PAD_CTRL(UART_PAD_CTRL),
	75	MX6_PAD_SD3_DAT4__UART2_RX_DATA \| MUX_PAD_CTRL(UART_PAD_CTRL),
	76	};
	77
	78	static void setup_iomux_uart(void)
	79	{
	80	imx_iomux_v3_setup_multiple_pads(uart2_pads, ARRAY_SIZE(uart2_pads));
	81	}
	82
83	#ifdef CONFIG_TARGET_ZC5202
84	iomux_v3_cfg_t const enet_pads[] = {
85	MX6_PAD_GPIO_18__ENET_RX_CLK \| MUX_PAD_CTRL(ENET_PAD_CTRL),
86	MX6_PAD_ENET_RXD0__ENET_RX_DATA0 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
87	MX6_PAD_ENET_RXD1__ENET_RX_DATA1 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
88	MX6_PAD_KEY_COL2__ENET_RX_DATA2 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
89	MX6_PAD_KEY_COL0__ENET_RX_DATA3 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
90	MX6_PAD_ENET_CRS_DV__ENET_RX_EN \| MUX_PAD_CTRL(ENET_PAD_CTRL),
91	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK \| MUX_PAD_CTRL(ENET_PAD_CTRL_CLK),
92	MX6_PAD_ENET_TXD0__ENET_TX_DATA0 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
93	MX6_PAD_ENET_TXD1__ENET_TX_DATA1 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
94	MX6_PAD_GPIO_19__ENET_TX_ER \| MUX_PAD_CTRL(ENET_PAD_CTRL),
95	MX6_PAD_KEY_ROW2__ENET_TX_DATA2 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
96	MX6_PAD_KEY_ROW0__ENET_TX_DATA3 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
97	MX6_PAD_ENET_TX_EN__ENET_TX_EN \| MUX_PAD_CTRL(ENET_PAD_CTRL),
98	MX6_PAD_ENET_RX_ER__ENET_RX_ER \| MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
99	/* Switch Reset */
100	MX6_PAD_NANDF_D4__GPIO2_IO04 \| MUX_PAD_CTRL(ENET_PAD_CTRL_PD),
101	/* Switch Interrupt */
102	MX6_PAD_NANDF_D5__GPIO2_IO05 \| MUX_PAD_CTRL(NO_PAD_CTRL),
103	/* use CRS and COL pads as GPIOs */
104	MX6_PAD_KEY_COL3__GPIO4_IO12 \| MUX_PAD_CTRL(OPEN_PAD_CTRL),
105	MX6_PAD_KEY_ROW1__GPIO4_IO09 \| MUX_PAD_CTRL(OPEN_PAD_CTRL),
106
107	};
108
109	#define BOARD_NAME "EL6x-ZC5202"
110	#else
111	iomux_v3_cfg_t const enet_pads[] = {
112	MX6_PAD_ENET_MDIO__ENET_MDIO \| MUX_PAD_CTRL(ENET_PAD_CTRL),
113	MX6_PAD_ENET_MDC__ENET_MDC \| MUX_PAD_CTRL(ENET_PAD_CTRL),
114	MX6_PAD_RGMII_TXC__RGMII_TXC \| MUX_PAD_CTRL(ENET_PAD_CTRL),
115	MX6_PAD_RGMII_TD0__RGMII_TD0 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
116	MX6_PAD_RGMII_TD1__RGMII_TD1 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
117	MX6_PAD_RGMII_TD2__RGMII_TD2 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
118	MX6_PAD_RGMII_TD3__RGMII_TD3 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
119	MX6_PAD_RGMII_TX_CTL__RGMII_TX_CTL \| MUX_PAD_CTRL(ENET_PAD_CTRL),
120	MX6_PAD_ENET_REF_CLK__ENET_TX_CLK \| MUX_PAD_CTRL(ENET_PAD_CTRL_CLK),
121	MX6_PAD_RGMII_RXC__RGMII_RXC \| MUX_PAD_CTRL(ENET_PAD_CTRL),
122	MX6_PAD_RGMII_RD0__RGMII_RD0 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
123	MX6_PAD_RGMII_RD1__RGMII_RD1 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
124	MX6_PAD_RGMII_RD2__RGMII_RD2 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
125	MX6_PAD_RGMII_RD3__RGMII_RD3 \| MUX_PAD_CTRL(ENET_PAD_CTRL),
126	MX6_PAD_RGMII_RX_CTL__RGMII_RX_CTL \| MUX_PAD_CTRL(ENET_PAD_CTRL),
127	MX6_PAD_NANDF_D4__GPIO2_IO04 \| MUX_PAD_CTRL(NO_PAD_CTRL),
128	MX6_PAD_NANDF_D5__GPIO2_IO05 \| MUX_PAD_CTRL(NO_PAD_CTRL),
129	};
130	#define BOARD_NAME "EL6x-ZC5601"
131	#endif
132
133	static void setup_iomux_enet(void)
134	{
135	imx_iomux_v3_setup_multiple_pads(enet_pads, ARRAY_SIZE(enet_pads));
136
137	#ifdef CONFIG_TARGET_ZC5202
138	/* set CRS and COL to input */
139	gpio_direction_input(IMX_GPIO_NR(4, 9));
140	gpio_direction_input(IMX_GPIO_NR(4, 12));
141
142	/* Reset Switch */
143	gpio_direction_output(ETH_PHY_RESET , 0);
144	mdelay(2);
145	gpio_set_value(ETH_PHY_RESET, 1);
146	#endif
147	}
148
149	int board_phy_config(struct phy_device *phydev)
150	{
151	if (phydev->drv->config)
152	phydev->drv->config(phydev);
153
154	return 0;
155	}
156
157	#ifdef CONFIG_MXC_SPI
158	#ifdef CONFIG_TARGET_ZC5202
159	iomux_v3_cfg_t const ecspi1_pads[] = {
160	MX6_PAD_DISP0_DAT20__ECSPI1_SCLK \| MUX_PAD_CTRL(SPI_PAD_CTRL),
161	MX6_PAD_DISP0_DAT21__ECSPI1_MOSI \| MUX_PAD_CTRL(SPI_PAD_CTRL),
162	MX6_PAD_DISP0_DAT22__ECSPI1_MISO \| MUX_PAD_CTRL(SPI_PAD_CTRL),
163	MX6_PAD_DISP0_DAT23__GPIO5_IO17 \| MUX_PAD_CTRL(NO_PAD_CTRL),
164	MX6_PAD_DISP0_DAT15__GPIO5_IO09 \| MUX_PAD_CTRL(NO_PAD_CTRL),
165	};
166
167	iomux_v3_cfg_t const ecspi3_pads[] = {
168	MX6_PAD_DISP0_DAT0__ECSPI3_SCLK \| MUX_PAD_CTRL(SPI_PAD_CTRL),
169	MX6_PAD_DISP0_DAT2__ECSPI3_MISO \| MUX_PAD_CTRL(SPI_PAD_CTRL),
170	MX6_PAD_DISP0_DAT1__ECSPI3_MOSI \| MUX_PAD_CTRL(SPI_PAD_CTRL),
171	MX6_PAD_DISP0_DAT7__GPIO4_IO28 \| MUX_PAD_CTRL(SPI_PAD_CTRL),
172	MX6_PAD_DISP0_DAT8__GPIO4_IO29 \| MUX_PAD_CTRL(SPI_PAD_CTRL),
173	MX6_PAD_DISP0_DAT9__GPIO4_IO30 \| MUX_PAD_CTRL(SPI_PAD_CTRL),
174	MX6_PAD_DISP0_DAT10__GPIO4_IO31 \| MUX_PAD_CTRL(SPI_PAD_CTRL),
175	};
176	#endif
177
178	iomux_v3_cfg_t const ecspi4_pads[] = {
179	MX6_PAD_EIM_D21__ECSPI4_SCLK \| MUX_PAD_CTRL(SPI_PAD_CTRL),
180	MX6_PAD_EIM_D28__ECSPI4_MOSI \| MUX_PAD_CTRL(SPI_PAD_CTRL),
181	MX6_PAD_EIM_D22__ECSPI4_MISO \| MUX_PAD_CTRL(SPI_PAD_CTRL),
182	MX6_PAD_EIM_D20__GPIO3_IO20 \| MUX_PAD_CTRL(NO_PAD_CTRL),
183	};
184
185	int board_spi_cs_gpio(unsigned bus, unsigned cs)
186	{
187	return (bus == CONFIG_SF_DEFAULT_BUS && cs == CONFIG_SF_DEFAULT_CS)
188	? (IMX_GPIO_NR(3, 20)) : -1;
189	}
190
191	static void setup_spi(void)
192	{
193	#ifdef CONFIG_TARGET_ZC5202
194	gpio_request(IMX_GPIO_NR(5, 17), "spi_cs0");
195	gpio_request(IMX_GPIO_NR(5, 9), "spi_cs1");
196	gpio_direction_output(IMX_GPIO_NR(5, 17), 1);
197	gpio_direction_output(IMX_GPIO_NR(5, 9), 1);
198	imx_iomux_v3_setup_multiple_pads(ecspi1_pads, ARRAY_SIZE(ecspi1_pads));
199	#endif
200
201	gpio_request(IMX_GPIO_NR(3, 20), "spi4_cs0");
202	gpio_direction_output(IMX_GPIO_NR(3, 20), 1);
203	imx_iomux_v3_setup_multiple_pads(ecspi4_pads, ARRAY_SIZE(ecspi4_pads));
204
205	enable_spi_clk(true, 3);
206	}
207	#endif
208
209	static struct i2c_pads_info i2c_pad_info1 = {
210	.scl = {
211	.i2c_mode = MX6_PAD_EIM_EB2__I2C2_SCL \| I2C_PAD,
212	.gpio_mode = MX6_PAD_EIM_EB2__GPIO2_IO30 \| I2C_PAD,
213	.gp = IMX_GPIO_NR(2, 30)
214	},
215	.sda = {
216	.i2c_mode = MX6_PAD_KEY_ROW3__I2C2_SDA \| I2C_PAD,
217	.gpio_mode = MX6_PAD_KEY_ROW3__GPIO4_IO13 \| I2C_PAD,
218	.gp = IMX_GPIO_NR(4, 13)
219	}
220	};
221
222	static struct i2c_pads_info i2c_pad_info2 = {
223	.scl = {
224	.i2c_mode = MX6_PAD_GPIO_5__I2C3_SCL \| I2C_PAD,
225	.gpio_mode = MX6_PAD_GPIO_5__GPIO1_IO05 \| I2C_PAD,
226	.gp = IMX_GPIO_NR(1, 5)
227	},
228	.sda = {
229	.i2c_mode = MX6_PAD_GPIO_16__I2C3_SDA \| I2C_PAD,
230	.gpio_mode = MX6_PAD_GPIO_16__GPIO7_IO11 \| I2C_PAD,
231	.gp = IMX_GPIO_NR(7, 11)
232	}
233	};
234
235	iomux_v3_cfg_t const usdhc2_pads[] = {
236	MX6_PAD_SD2_CLK__SD2_CLK \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
237	MX6_PAD_SD2_CMD__SD2_CMD \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
238	MX6_PAD_SD2_DAT0__SD2_DATA0 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
239	MX6_PAD_SD2_DAT1__SD2_DATA1 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
240	MX6_PAD_SD2_DAT2__SD2_DATA2 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
241	MX6_PAD_SD2_DAT3__SD2_DATA3 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
242	MX6_PAD_GPIO_4__SD2_CD_B \| MUX_PAD_CTRL(NO_PAD_CTRL), /* CD */
243	};
244
245	iomux_v3_cfg_t const usdhc4_pads[] = {
246	MX6_PAD_SD4_CLK__SD4_CLK \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
247	MX6_PAD_SD4_CMD__SD4_CMD \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
248	MX6_PAD_SD4_DAT0__SD4_DATA0 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
249	MX6_PAD_SD4_DAT1__SD4_DATA1 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
250	MX6_PAD_SD4_DAT2__SD4_DATA2 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
251	MX6_PAD_SD4_DAT3__SD4_DATA3 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
252	MX6_PAD_SD4_DAT4__SD4_DATA4 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
253	MX6_PAD_SD4_DAT5__SD4_DATA5 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
254	MX6_PAD_SD4_DAT6__SD4_DATA6 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
255	MX6_PAD_SD4_DAT7__SD4_DATA7 \| MUX_PAD_CTRL(USDHC_PAD_CTRL),
256	};
257
258	#ifdef CONFIG_FSL_ESDHC
259	struct fsl_esdhc_cfg usdhc_cfg[2] = {
260	{USDHC2_BASE_ADDR},
261	{USDHC4_BASE_ADDR},
262	};
263
264	#define USDHC2_CD_GPIO IMX_GPIO_NR(1, 4)
265
266	int board_mmc_getcd(struct mmc *mmc)
267	{
268	struct fsl_esdhc_cfg cfg = (struct fsl_esdhc_cfg )mmc->priv;
269	int ret = 0;
270
271	switch (cfg->esdhc_base) {
272	case USDHC2_BASE_ADDR:
273	ret = !gpio_get_value(USDHC2_CD_GPIO);
274	break;
275	case USDHC4_BASE_ADDR:
276	ret = 1; /* eMMC/uSDHC4 is always present */
277	break;
278	}
279
280	return ret;
281	}
282
283	int board_mmc_init(bd_t *bis)
284	{
285	#ifndef CONFIG_SPL_BUILD
286	int ret;
287	int i;
288
289	/*
290	* According to the board_mmc_init() the following map is done:
291	* (U-boot device node) (Physical Port)
292	* mmc0 SD2
293	* mmc1 SD3
294	* mmc2 eMMC
295	*/
296	for (i = 0; i < CONFIG_SYS_FSL_USDHC_NUM; i++) {
297	switch (i) {
298	case 0:
299	imx_iomux_v3_setup_multiple_pads(
300	usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
301	gpio_direction_input(USDHC2_CD_GPIO);
302	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
303	break;
304	case 1:
305	imx_iomux_v3_setup_multiple_pads(
306	usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
307	usdhc_cfg[1].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
308	break;
309	default:
310	printf("Warning: you configured more USDHC controllers"
311	"(%d) then supported by the board (%d)\n",
312	i + 1, CONFIG_SYS_FSL_USDHC_NUM);
313	return -EINVAL;
314	}
315
316	ret = fsl_esdhc_initialize(bis, &usdhc_cfg[i]);
317	if (ret)
318	return ret;
319	}
320
321	return 0;
322	#else
323	struct src psrc = (struct src )SRC_BASE_ADDR;
324	unsigned reg = readl(&psrc->sbmr1) >> 11;
325
326	/*
327	* Upon reading BOOT_CFG register the following map is done:
328	* Bit 11 and 12 of BOOT_CFG register can determine the current
329	* mmc port
330	* 0x1 SD1
331	* 0x2 SD2
332	* 0x3 SD4
333	*/
334
335	switch (reg & 0x3) {
336	case 0x1:
337	imx_iomux_v3_setup_multiple_pads(
338	usdhc2_pads, ARRAY_SIZE(usdhc2_pads));
339	usdhc_cfg[0].esdhc_base = USDHC2_BASE_ADDR;
340	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC2_CLK);
341	gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
342	break;
343	case 0x3:
344	imx_iomux_v3_setup_multiple_pads(
345	usdhc4_pads, ARRAY_SIZE(usdhc4_pads));
346	usdhc_cfg[0].esdhc_base = USDHC4_BASE_ADDR;
347	usdhc_cfg[0].sdhc_clk = mxc_get_clock(MXC_ESDHC4_CLK);
348	gd->arch.sdhc_clk = usdhc_cfg[0].sdhc_clk;
349	break;
350	}
351
352	return fsl_esdhc_initialize(bis, &usdhc_cfg[0]);
353	#endif
354
355	}
356	#endif
357
358
359	/*
360	* Do not overwrite the console
361	* Use always serial for U-Boot console
362	*/
363	int overwrite_console(void)
364	{
365	return 1;
366	}
367
368	int board_eth_init(bd_t *bis)
369	{
370	setup_iomux_enet();
371	enable_enet_clk(1);
372
373	return cpu_eth_init(bis);
374	}
375
376	int board_early_init_f(void)
377	{
378
379	setup_iomux_uart();
380	setup_spi();
381
382	return 0;
383	}
384
385	int board_init(void)
386	{
387	/* address of boot parameters */
388	gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
389
390	setup_i2c(1, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info1);
391	setup_i2c(2, CONFIG_SYS_I2C_SPEED, 0x7f, &i2c_pad_info2);
392
393	return 0;
394	}
395
396	int power_init_board(void)
397	{
398	struct pmic *p;
399	int ret;
400	unsigned int reg;
401
402	ret = power_pfuze100_init(I2C_PMIC);
403	if (ret)
404	return ret;
405
406	p = pmic_get("PFUZE100");
407	ret = pmic_probe(p);
408	if (ret)
409	return ret;
410
411	pmic_reg_read(p, PFUZE100_DEVICEID, &reg);
412	printf("PMIC: PFUZE100 ID=0x%02x\n", reg);
413
414	/* Increase VGEN3 from 2.5 to 2.8V */
415	pmic_reg_read(p, PFUZE100_VGEN3VOL, &reg);
416	reg &= ~LDO_VOL_MASK;
417	reg \|= LDOB_2_80V;
418	pmic_reg_write(p, PFUZE100_VGEN3VOL, reg);
419
420	/* Increase VGEN5 from 2.8 to 3V */
421	pmic_reg_read(p, PFUZE100_VGEN5VOL, &reg);
422	reg &= ~LDO_VOL_MASK;
423	reg \|= LDOB_3_00V;
424	pmic_reg_write(p, PFUZE100_VGEN5VOL, reg);
425
426	/* Set SW1AB stanby volage to 0.975V */
427	pmic_reg_read(p, PFUZE100_SW1ABSTBY, &reg);
428	reg &= ~SW1x_STBY_MASK;
429	reg \|= SW1x_0_975V;
430	pmic_reg_write(p, PFUZE100_SW1ABSTBY, reg);
431
432	/* Set SW1AB/VDDARM step ramp up time from 16us to 4us/25mV */
433	pmic_reg_read(p, PFUZE100_SW1ABCONF, &reg);
434	reg &= ~SW1xCONF_DVSSPEED_MASK;
435	reg \|= SW1xCONF_DVSSPEED_4US;
436	pmic_reg_write(p, PFUZE100_SW1ABCONF, reg);
437
438	/* Set SW1C standby voltage to 0.975V */
439	pmic_reg_read(p, PFUZE100_SW1CSTBY, &reg);
440	reg &= ~SW1x_STBY_MASK;
441	reg \|= SW1x_0_975V;
442	pmic_reg_write(p, PFUZE100_SW1CSTBY, reg);
443
444	/* Set SW1C/VDDSOC step ramp up time from 16us to 4us/25mV */
445	pmic_reg_read(p, PFUZE100_SW1CCONF, &reg);
446	reg &= ~SW1xCONF_DVSSPEED_MASK;
447	reg \|= SW1xCONF_DVSSPEED_4US;
448	pmic_reg_write(p, PFUZE100_SW1CCONF, reg);
449
450	return 0;
451	}
452
453	#ifdef CONFIG_CMD_BMODE
454	static const struct boot_mode board_boot_modes[] = {
455	/* 4 bit bus width */
456	{"sd2", MAKE_CFGVAL(0x40, 0x28, 0x00, 0x00)},
457	/* 8 bit bus width */
458	{"emmc", MAKE_CFGVAL(0x40, 0x38, 0x00, 0x00)},
459	{NULL, 0},
460	};
461	#endif
462
463	int board_late_init(void)
464	{
465	#ifdef CONFIG_CMD_BMODE
466	add_board_boot_modes(board_boot_modes);
467	#endif
468
382bee57	469	env_set("board_name", BOARD_NAME);
8be4f40e SB	470	return 0;
	471	}
	472
	473	int checkboard(void)
	474	{
	475	puts("Board: ");
	476	puts(BOARD_NAME "\n");
	477
	478	return 0;
	479	}
	480
	481	#ifdef CONFIG_SPL_BUILD
	482	#include <spl.h>
	483	#include <libfdt.h>
	484
	485	const struct mx6dq_iomux_ddr_regs mx6_ddr_ioregs = {
	486	.dram_sdclk_0 = 0x00020030,
	487	.dram_sdclk_1 = 0x00020030,
	488	.dram_cas = 0x00020030,
	489	.dram_ras = 0x00020030,
	490	.dram_reset = 0x00020030,
	491	.dram_sdcke0 = 0x00003000,
	492	.dram_sdcke1 = 0x00003000,
	493	.dram_sdba2 = 0x00000000,
	494	.dram_sdodt0 = 0x00003030,
	495	.dram_sdodt1 = 0x00003030,
	496	.dram_sdqs0 = 0x00000030,
	497	.dram_sdqs1 = 0x00000030,
	498	.dram_sdqs2 = 0x00000030,
	499	.dram_sdqs3 = 0x00000030,
	500	.dram_sdqs4 = 0x00000030,
	501	.dram_sdqs5 = 0x00000030,
	502	.dram_sdqs6 = 0x00000030,
	503	.dram_sdqs7 = 0x00000030,
	504	.dram_dqm0 = 0x00020030,
	505	.dram_dqm1 = 0x00020030,
	506	.dram_dqm2 = 0x00020030,
	507	.dram_dqm3 = 0x00020030,
	508	.dram_dqm4 = 0x00020030,
	509	.dram_dqm5 = 0x00020030,
	510	.dram_dqm6 = 0x00020030,
	511	.dram_dqm7 = 0x00020030,
	512	};
	513
	514	const struct mx6dq_iomux_grp_regs mx6_grp_ioregs = {
	515	.grp_ddr_type = 0x000C0000,
	516	.grp_ddrmode_ctl = 0x00020000,
	517	.grp_ddrpke = 0x00000000,
	518	.grp_addds = 0x00000030,
	519	.grp_ctlds = 0x00000030,
	520	.grp_ddrmode = 0x00020000,
	521	.grp_b0ds = 0x00000030,
	522	.grp_b1ds = 0x00000030,
	523	.grp_b2ds = 0x00000030,
	524	.grp_b3ds = 0x00000030,
	525	.grp_b4ds = 0x00000030,
	526	.grp_b5ds = 0x00000030,
	527	.grp_b6ds = 0x00000030,
	528	.grp_b7ds = 0x00000030,
	529	};
	530
	531	const struct mx6_mmdc_calibration mx6_mmcd_calib = {
	532	.p0_mpwldectrl0 = 0x001F001F,
	533	.p0_mpwldectrl1 = 0x001F001F,
534	.p1_mpwldectrl0 = 0x00440044,
535	.p1_mpwldectrl1 = 0x00440044,
536	.p0_mpdgctrl0 = 0x434B0350,
537	.p0_mpdgctrl1 = 0x034C0359,
538	.p1_mpdgctrl0 = 0x434B0350,
539	.p1_mpdgctrl1 = 0x03650348,
540	.p0_mprddlctl = 0x4436383B,
541	.p1_mprddlctl = 0x39393341,
542	.p0_mpwrdlctl = 0x35373933,
543	.p1_mpwrdlctl = 0x48254A36,
544	};
545
546	/* MT41K128M16JT-125 */
547	static struct mx6_ddr3_cfg mem_ddr = {
548	.mem_speed = 1600,
549	.density = 2,
550	.width = 16,
551	.banks = 8,
552	.rowaddr = 14,
553	.coladdr = 10,
554	.pagesz = 2,
555	.trcd = 1375,
556	.trcmin = 4875,
557	.trasmin = 3500,
558	};
559
560	static void ccgr_init(void)
561	{
562	struct mxc_ccm_reg ccm = (struct mxc_ccm_reg )CCM_BASE_ADDR;
563
564	writel(0x00C03F3F, &ccm->CCGR0);
565	writel(0x0030FC03, &ccm->CCGR1);
566	writel(0x0FFFC000, &ccm->CCGR2);
567	writel(0x3FF00000, &ccm->CCGR3);
568	writel(0x00FFF300, &ccm->CCGR4);
569	writel(0x0F0000C3, &ccm->CCGR5);
570	writel(0x000003FF, &ccm->CCGR6);
571	}
572
573	static void gpr_init(void)
574	{
575	struct iomuxc iomux = (struct iomuxc )IOMUXC_BASE_ADDR;
576
577	/* enable AXI cache for VDOA/VPU/IPU */
578	writel(0xF00000CF, &iomux->gpr[4]);
579	/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
580	writel(0x007F007F, &iomux->gpr[6]);
581	writel(0x007F007F, &iomux->gpr[7]);
582	}
583
584	/*
585	* This section requires the differentiation between iMX6 Sabre boards, but
586	* for now, it will configure only for the mx6q variant.
587	*/
588	static void spl_dram_init(void)
589	{
590	struct mx6_ddr_sysinfo sysinfo = {
591	/* width of data bus:0=16,1=32,2=64 */
592	.dsize = 2,
593	/* config for full 4GB range so that get_mem_size() works */
594	.cs_density = 32, /* 32Gb per CS */
595	/* single chip select */
596	.ncs = 1,
597	.cs1_mirror = 0,
598	.rtt_wr = 1 /DDR3_RTT_60_OHM/, /* RTT_Wr = RZQ/4 */
599	.rtt_nom = 1 /DDR3_RTT_60_OHM/, /* RTT_Nom = RZQ/4 */
600	.walat = 1, /* Write additional latency */
601	.ralat = 5, /* Read additional latency */
602	.mif3_mode = 3, /* Command prediction working mode */
603	.bi_on = 1, /* Bank interleaving enabled */
604	.sde_to_rst = 0x10, /* 14 cycles, 200us (JEDEC default) */
605	.rst_to_cke = 0x23, /* 33 cycles, 500us (JEDEC default) */
606	.ddr_type = DDR_TYPE_DDR3,
edf00937 FE	607	.refsel = 1, /* Refresh cycles at 32KHz */
edf00937 FE	608	.refr = 7, /* 8 refresh commands per refresh cycle */
8be4f40e SB	609	};
	610
	611	mx6dq_dram_iocfg(64, &mx6_ddr_ioregs, &mx6_grp_ioregs);
	612	mx6_dram_cfg(&sysinfo, &mx6_mmcd_calib, &mem_ddr);
	613	}
	614
	615	void board_init_f(ulong dummy)
	616	{
	617	/* setup AIPS and disable watchdog */
	618	arch_cpu_init();
	619
	620	ccgr_init();
	621	gpr_init();
	622
	623	/* iomux and setup of i2c */
	624	board_early_init_f();
	625
	626	/* setup GP timer */
	627	timer_init();
	628
	629	/* UART clocks enabled and gd valid - init serial console */
	630	preloader_console_init();
	631
	632	/* DDR initialization */
	633	spl_dram_init();
	634
	635	/* Clear the BSS. */
	636	memset(__bss_start, 0, __bss_end - __bss_start);
	637
	638	/* load/boot image from boot device */
	639	board_init_r(NULL, 0);
	640	}
	641
	642	#endif