]>
Commit | Line | Data |
---|---|---|
219a81b9 KG |
1 | /* |
2 | * Copyright 2008 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * (C) Copyright 2000 | |
5 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
6 | * | |
1a459660 | 7 | * SPDX-License-Identifier: GPL-2.0+ |
219a81b9 KG |
8 | */ |
9 | ||
10 | #include <common.h> | |
11 | #include <asm/mmu.h> | |
12 | ||
13 | struct fsl_e_tlb_entry tlb_table[] = { | |
14 | /* TLB 0 - for temp stack in cache */ | |
6d0f6bcf | 15 | SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR, CONFIG_SYS_INIT_RAM_ADDR, |
219a81b9 KG |
16 | MAS3_SX|MAS3_SW|MAS3_SR, 0, |
17 | 0, 0, BOOKE_PAGESZ_4K, 0), | |
6d0f6bcf | 18 | SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024 , CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024, |
219a81b9 KG |
19 | MAS3_SX|MAS3_SW|MAS3_SR, 0, |
20 | 0, 0, BOOKE_PAGESZ_4K, 0), | |
6d0f6bcf | 21 | SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024 , CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024, |
219a81b9 KG |
22 | MAS3_SX|MAS3_SW|MAS3_SR, 0, |
23 | 0, 0, BOOKE_PAGESZ_4K, 0), | |
6d0f6bcf | 24 | SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024 , CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024, |
219a81b9 KG |
25 | MAS3_SX|MAS3_SW|MAS3_SR, 0, |
26 | 0, 0, BOOKE_PAGESZ_4K, 0), | |
27 | ||
28 | /* | |
29 | * TLB 0: 16M Non-cacheable, guarded | |
30 | * 0xff000000 16M FLASH | |
31 | * Out of reset this entry is only 4K. | |
32 | */ | |
6d0f6bcf | 33 | SET_TLB_ENTRY(1, CONFIG_SYS_FLASH_BASE, CONFIG_SYS_FLASH_BASE, |
219a81b9 KG |
34 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
35 | 0, 0, BOOKE_PAGESZ_16M, 1), | |
36 | ||
37 | /* | |
38 | * TLB 1: 256M Non-cacheable, guarded | |
39 | * 0x80000000 256M PCI1 MEM First half | |
40 | */ | |
5af0fdd8 | 41 | SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT, CONFIG_SYS_PCI1_MEM_PHYS, |
219a81b9 KG |
42 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
43 | 0, 1, BOOKE_PAGESZ_256M, 1), | |
44 | ||
45 | /* | |
46 | * TLB 2: 256M Non-cacheable, guarded | |
47 | * 0x90000000 256M PCI1 MEM Second half | |
48 | */ | |
5af0fdd8 | 49 | SET_TLB_ENTRY(1, CONFIG_SYS_PCI1_MEM_VIRT + 0x10000000, CONFIG_SYS_PCI1_MEM_PHYS + 0x10000000, |
219a81b9 KG |
50 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
51 | 0, 2, BOOKE_PAGESZ_256M, 1), | |
52 | ||
53 | /* | |
54 | * TLB 3: 256M Non-cacheable, guarded | |
55 | * 0xc0000000 256M Rapid IO MEM First half | |
56 | */ | |
5af0fdd8 | 57 | SET_TLB_ENTRY(1, CONFIG_SYS_RIO_MEM_VIRT, CONFIG_SYS_RIO_MEM_PHYS, |
219a81b9 KG |
58 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
59 | 0, 3, BOOKE_PAGESZ_256M, 1), | |
60 | ||
61 | /* | |
62 | * TLB 4: 256M Non-cacheable, guarded | |
63 | * 0xd0000000 256M Rapid IO MEM Second half | |
64 | */ | |
5af0fdd8 | 65 | SET_TLB_ENTRY(1, CONFIG_SYS_RIO_MEM_VIRT + 0x10000000, CONFIG_SYS_RIO_MEM_PHYS + 0x10000000, |
219a81b9 KG |
66 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
67 | 0, 4, BOOKE_PAGESZ_256M, 1), | |
68 | ||
69 | /* | |
70 | * TLB 5: 64M Non-cacheable, guarded | |
71 | * 0xe000_0000 1M CCSRBAR | |
72 | * 0xe200_0000 16M PCI1 IO | |
73 | */ | |
6d0f6bcf | 74 | SET_TLB_ENTRY(1, CONFIG_SYS_CCSRBAR, CONFIG_SYS_CCSRBAR_PHYS, |
219a81b9 KG |
75 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
76 | 0, 5, BOOKE_PAGESZ_64M, 1), | |
77 | ||
78 | /* | |
79 | * TLB 6: 64M Cacheable, non-guarded | |
80 | * 0xf000_0000 64M LBC SDRAM | |
81 | */ | |
6d0f6bcf | 82 | SET_TLB_ENTRY(1, CONFIG_SYS_LBC_SDRAM_BASE, CONFIG_SYS_LBC_SDRAM_BASE, |
219a81b9 KG |
83 | MAS3_SX|MAS3_SW|MAS3_SR, 0, |
84 | 0, 6, BOOKE_PAGESZ_64M, 1), | |
85 | ||
86 | /* | |
87 | * TLB 7: 16K Non-cacheable, guarded | |
88 | * 0xf8000000 16K BCSR registers | |
89 | */ | |
6d0f6bcf | 90 | SET_TLB_ENTRY(1, CONFIG_SYS_BCSR, CONFIG_SYS_BCSR, |
219a81b9 KG |
91 | MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G, |
92 | 0, 7, BOOKE_PAGESZ_16K, 1), | |
219a81b9 KG |
93 | }; |
94 | ||
95 | int num_tlb_entries = ARRAY_SIZE(tlb_table); |