]>
Commit | Line | Data |
---|---|---|
debb7354 | 1 | /* |
3d98b858 | 2 | * Copyright 2006, 2007 Freescale Semiconductor. |
debb7354 JL |
3 | * |
4 | * See file CREDITS for list of people who contributed to this | |
5 | * project. | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or | |
8 | * modify it under the terms of the GNU General Public License as | |
9 | * published by the Free Software Foundation; either version 2 of | |
10 | * the License, or (at your option) any later version. | |
11 | * | |
12 | * This program is distributed in the hope that it will be useful, | |
13 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
63cec581 | 14 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
debb7354 JL |
15 | * GNU General Public License for more details. |
16 | * | |
17 | * You should have received a copy of the GNU General Public License | |
18 | * along with this program; if not, write to the Free Software | |
19 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
20 | * MA 02111-1307 USA | |
21 | */ | |
22 | ||
23 | #include <common.h> | |
24 | #include <pci.h> | |
25 | #include <asm/processor.h> | |
26 | #include <asm/immap_86xx.h> | |
c8514622 | 27 | #include <asm/fsl_pci.h> |
6a8e5692 | 28 | #include <asm/fsl_ddr_sdram.h> |
3d98b858 | 29 | #include <asm/io.h> |
ea9f7395 JL |
30 | #include <libfdt.h> |
31 | #include <fdt_support.h> | |
0b252f50 | 32 | #include <netdev.h> |
debb7354 | 33 | |
4ce91774 | 34 | #include "../common/pixis.h" |
4d3d729c | 35 | |
4c77de3f | 36 | phys_size_t fixed_sdram(void); |
debb7354 | 37 | |
80e955c7 | 38 | int board_early_init_f(void) |
debb7354 | 39 | { |
cb5965fb | 40 | return 0; |
debb7354 JL |
41 | } |
42 | ||
80e955c7 | 43 | int checkboard(void) |
debb7354 | 44 | { |
9af9c6bd KG |
45 | u8 vboot; |
46 | u8 *pixis_base = (u8 *)PIXIS_BASE; | |
47 | ||
48 | printf ("Board: MPC8641HPCN, Sys ID: 0x%02x, " | |
49 | "Sys Ver: 0x%02x, FPGA Ver: 0x%02x, ", | |
50 | in_8(pixis_base + PIXIS_ID), in_8(pixis_base + PIXIS_VER), | |
51 | in_8(pixis_base + PIXIS_PVER)); | |
52 | ||
53 | vboot = in_8(pixis_base + PIXIS_VBOOT); | |
54 | if (vboot & PIXIS_VBOOT_FMAP) | |
55 | printf ("vBank: %d\n", ((vboot & PIXIS_VBOOT_FBANK) >> 6)); | |
56 | else | |
57 | puts ("Promjet\n"); | |
58 | ||
2331e18b BB |
59 | #ifdef CONFIG_PHYS_64BIT |
60 | printf (" 36-bit physical address map\n"); | |
61 | #endif | |
debb7354 JL |
62 | return 0; |
63 | } | |
64 | ||
65 | ||
9973e3c6 | 66 | phys_size_t |
debb7354 JL |
67 | initdram(int board_type) |
68 | { | |
4c77de3f | 69 | phys_size_t dram_size = 0; |
debb7354 JL |
70 | |
71 | #if defined(CONFIG_SPD_EEPROM) | |
6a8e5692 | 72 | dram_size = fsl_ddr_sdram(); |
debb7354 | 73 | #else |
80e955c7 | 74 | dram_size = fixed_sdram(); |
debb7354 JL |
75 | #endif |
76 | ||
6d0f6bcf | 77 | #if defined(CONFIG_SYS_RAMBOOT) |
debb7354 JL |
78 | puts(" DDR: "); |
79 | return dram_size; | |
80 | #endif | |
cb5965fb | 81 | |
debb7354 JL |
82 | puts(" DDR: "); |
83 | return dram_size; | |
84 | } | |
85 | ||
86 | ||
debb7354 | 87 | #if !defined(CONFIG_SPD_EEPROM) |
5c9efb36 JL |
88 | /* |
89 | * Fixed sdram init -- doesn't use serial presence detect. | |
90 | */ | |
4c77de3f | 91 | phys_size_t |
80e955c7 | 92 | fixed_sdram(void) |
debb7354 | 93 | { |
6d0f6bcf JCPV |
94 | #if !defined(CONFIG_SYS_RAMBOOT) |
95 | volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR; | |
80e955c7 | 96 | volatile ccsr_ddr_t *ddr = &immap->im_ddr1; |
debb7354 | 97 | |
6d0f6bcf JCPV |
98 | ddr->cs0_bnds = CONFIG_SYS_DDR_CS0_BNDS; |
99 | ddr->cs0_config = CONFIG_SYS_DDR_CS0_CONFIG; | |
100 | ddr->timing_cfg_3 = CONFIG_SYS_DDR_TIMING_3; | |
101 | ddr->timing_cfg_0 = CONFIG_SYS_DDR_TIMING_0; | |
102 | ddr->timing_cfg_1 = CONFIG_SYS_DDR_TIMING_1; | |
103 | ddr->timing_cfg_2 = CONFIG_SYS_DDR_TIMING_2; | |
104 | ddr->sdram_mode_1 = CONFIG_SYS_DDR_MODE_1; | |
105 | ddr->sdram_mode_2 = CONFIG_SYS_DDR_MODE_2; | |
106 | ddr->sdram_interval = CONFIG_SYS_DDR_INTERVAL; | |
107 | ddr->sdram_data_init = CONFIG_SYS_DDR_DATA_INIT; | |
108 | ddr->sdram_clk_cntl = CONFIG_SYS_DDR_CLK_CTRL; | |
109 | ddr->sdram_ocd_cntl = CONFIG_SYS_DDR_OCD_CTRL; | |
110 | ddr->sdram_ocd_status = CONFIG_SYS_DDR_OCD_STATUS; | |
debb7354 JL |
111 | |
112 | #if defined (CONFIG_DDR_ECC) | |
113 | ddr->err_disable = 0x0000008D; | |
114 | ddr->err_sbe = 0x00ff0000; | |
115 | #endif | |
116 | asm("sync;isync"); | |
cb5965fb | 117 | |
debb7354 JL |
118 | udelay(500); |
119 | ||
120 | #if defined (CONFIG_DDR_ECC) | |
121 | /* Enable ECC checking */ | |
6d0f6bcf | 122 | ddr->sdram_cfg_1 = (CONFIG_SYS_DDR_CONTROL | 0x20000000); |
debb7354 | 123 | #else |
6d0f6bcf JCPV |
124 | ddr->sdram_cfg_1 = CONFIG_SYS_DDR_CONTROL; |
125 | ddr->sdram_cfg_2 = CONFIG_SYS_DDR_CONTROL2; | |
debb7354 JL |
126 | #endif |
127 | asm("sync; isync"); | |
cb5965fb | 128 | |
debb7354 JL |
129 | udelay(500); |
130 | #endif | |
6d0f6bcf | 131 | return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024; |
debb7354 JL |
132 | } |
133 | #endif /* !defined(CONFIG_SPD_EEPROM) */ | |
134 | ||
135 | ||
136 | #if defined(CONFIG_PCI) | |
98693b85 | 137 | static struct pci_controller pci1_hose; |
80e955c7 | 138 | #endif /* CONFIG_PCI */ |
debb7354 | 139 | |
63cec581 ES |
140 | #ifdef CONFIG_PCI2 |
141 | static struct pci_controller pci2_hose; | |
142 | #endif /* CONFIG_PCI2 */ | |
143 | ||
144 | int first_free_busno = 0; | |
145 | ||
80e955c7 | 146 | void pci_init_board(void) |
debb7354 | 147 | { |
63cec581 ES |
148 | #ifdef CONFIG_PCI1 |
149 | { | |
6d0f6bcf | 150 | volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCI1_ADDR; |
63cec581 | 151 | struct pci_controller *hose = &pci1_hose; |
c2083e0e | 152 | struct pci_region *r = hose->regions; |
af5d100e BB |
153 | volatile immap_t *immap = (immap_t *) CONFIG_SYS_CCSRBAR; |
154 | volatile ccsr_gur_t *gur = &immap->im_gur; | |
155 | uint devdisr = gur->devdisr; | |
156 | uint io_sel = (gur->pordevsr & MPC8641_PORDEVSR_IO_SEL) | |
157 | >> MPC8641_PORDEVSR_IO_SEL_SHIFT; | |
c2083e0e | 158 | |
63cec581 | 159 | #ifdef DEBUG |
a551cee9 JL |
160 | uint host1_agent = (gur->porbmsr & MPC8641_PORBMSR_HA) |
161 | >> MPC8641_PORBMSR_HA_SHIFT; | |
63cec581 ES |
162 | uint pex1_agent = (host1_agent == 0) || (host1_agent == 1); |
163 | #endif | |
164 | if ((io_sel == 2 || io_sel == 3 || io_sel == 5 | |
165 | || io_sel == 6 || io_sel == 7 || io_sel == 0xF) | |
166 | && !(devdisr & MPC86xx_DEVDISR_PCIEX1)) { | |
167 | debug("PCI-EXPRESS 1: %s \n", pex1_agent ? "Agent" : "Host"); | |
168 | debug("0x%08x=0x%08x ", &pci->pme_msg_det, pci->pme_msg_det); | |
169 | if (pci->pme_msg_det) { | |
170 | pci->pme_msg_det = 0xffffffff; | |
171 | debug(" with errors. Clearing. Now 0x%08x", | |
172 | pci->pme_msg_det); | |
173 | } | |
174 | debug("\n"); | |
175 | ||
63cec581 | 176 | /* outbound memory */ |
c2083e0e | 177 | pci_set_region(r++, |
49f46f3b | 178 | CONFIG_SYS_PCI1_MEM_BUS, |
6d0f6bcf JCPV |
179 | CONFIG_SYS_PCI1_MEM_PHYS, |
180 | CONFIG_SYS_PCI1_MEM_SIZE, | |
63cec581 ES |
181 | PCI_REGION_MEM); |
182 | ||
183 | /* outbound io */ | |
c2083e0e | 184 | pci_set_region(r++, |
49f46f3b | 185 | CONFIG_SYS_PCI1_IO_BUS, |
6d0f6bcf JCPV |
186 | CONFIG_SYS_PCI1_IO_PHYS, |
187 | CONFIG_SYS_PCI1_IO_SIZE, | |
63cec581 ES |
188 | PCI_REGION_IO); |
189 | ||
2ecca340 BB |
190 | /* inbound */ |
191 | r += fsl_pci_setup_inbound_windows(r); | |
192 | ||
c2083e0e | 193 | hose->region_count = r - hose->regions; |
63cec581 ES |
194 | |
195 | hose->first_busno=first_free_busno; | |
196 | pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data); | |
197 | ||
198 | fsl_pci_init(hose); | |
199 | ||
200 | first_free_busno=hose->last_busno+1; | |
201 | printf (" PCI-EXPRESS 1 on bus %02x - %02x\n", | |
202 | hose->first_busno,hose->last_busno); | |
203 | ||
204 | /* | |
205 | * Activate ULI1575 legacy chip by performing a fake | |
206 | * memory access. Needed to make ULI RTC work. | |
207 | */ | |
49f46f3b | 208 | in_be32((unsigned *) ((char *)(CONFIG_SYS_PCI1_MEM_VIRT |
6d0f6bcf | 209 | + CONFIG_SYS_PCI1_MEM_SIZE - 0x1000000))); |
63cec581 ES |
210 | |
211 | } else { | |
212 | puts("PCI-EXPRESS 1: Disabled\n"); | |
213 | } | |
214 | } | |
215 | #else | |
216 | puts("PCI-EXPRESS1: Disabled\n"); | |
217 | #endif /* CONFIG_PCI1 */ | |
218 | ||
219 | #ifdef CONFIG_PCI2 | |
220 | { | |
6d0f6bcf | 221 | volatile ccsr_fsl_pci_t *pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCI2_ADDR; |
63cec581 | 222 | struct pci_controller *hose = &pci2_hose; |
c2083e0e | 223 | struct pci_region *r = hose->regions; |
63cec581 | 224 | |
63cec581 | 225 | /* outbound memory */ |
c2083e0e | 226 | pci_set_region(r++, |
49f46f3b | 227 | CONFIG_SYS_PCI2_MEM_BUS, |
6d0f6bcf JCPV |
228 | CONFIG_SYS_PCI2_MEM_PHYS, |
229 | CONFIG_SYS_PCI2_MEM_SIZE, | |
63cec581 ES |
230 | PCI_REGION_MEM); |
231 | ||
232 | /* outbound io */ | |
c2083e0e | 233 | pci_set_region(r++, |
49f46f3b | 234 | CONFIG_SYS_PCI2_IO_BUS, |
6d0f6bcf JCPV |
235 | CONFIG_SYS_PCI2_IO_PHYS, |
236 | CONFIG_SYS_PCI2_IO_SIZE, | |
63cec581 ES |
237 | PCI_REGION_IO); |
238 | ||
2ecca340 BB |
239 | /* inbound */ |
240 | r += fsl_pci_setup_inbound_windows(r); | |
241 | ||
c2083e0e | 242 | hose->region_count = r - hose->regions; |
63cec581 ES |
243 | |
244 | hose->first_busno=first_free_busno; | |
245 | pci_setup_indirect(hose, (int) &pci->cfg_addr, (int) &pci->cfg_data); | |
246 | ||
247 | fsl_pci_init(hose); | |
248 | ||
249 | first_free_busno=hose->last_busno+1; | |
250 | printf (" PCI-EXPRESS 2 on bus %02x - %02x\n", | |
251 | hose->first_busno,hose->last_busno); | |
252 | } | |
253 | #else | |
254 | puts("PCI-EXPRESS 2: Disabled\n"); | |
255 | #endif /* CONFIG_PCI2 */ | |
debb7354 | 256 | |
debb7354 JL |
257 | } |
258 | ||
13f5433f | 259 | |
ea9f7395 | 260 | #if defined(CONFIG_OF_BOARD_SETUP) |
debb7354 JL |
261 | void |
262 | ft_board_setup(void *blob, bd_t *bd) | |
263 | { | |
d52082b1 BB |
264 | int off; |
265 | u64 *tmp; | |
266 | u32 *addrcells; | |
267 | ||
13f5433f | 268 | ft_cpu_setup(blob, bd); |
ea9f7395 | 269 | |
f75e89e9 | 270 | #ifdef CONFIG_PCI1 |
c2083e0e | 271 | ft_fsl_pci_setup(blob, "pci0", &pci1_hose); |
f75e89e9 ES |
272 | #endif |
273 | #ifdef CONFIG_PCI2 | |
c2083e0e | 274 | ft_fsl_pci_setup(blob, "pci1", &pci2_hose); |
f75e89e9 | 275 | #endif |
d52082b1 BB |
276 | |
277 | /* | |
278 | * Warn if it looks like the device tree doesn't match u-boot. | |
279 | * This is just an estimation, based on the location of CCSR, | |
280 | * which is defined by the "reg" property in the soc node. | |
281 | */ | |
282 | off = fdt_path_offset(blob, "/soc8641"); | |
283 | addrcells = (u32 *)fdt_getprop(blob, 0, "#address-cells", NULL); | |
284 | tmp = (u64 *)fdt_getprop(blob, off, "reg", NULL); | |
285 | ||
286 | if (tmp) { | |
287 | u64 addr; | |
3f510db5 | 288 | if (addrcells && (*addrcells == 1)) |
d52082b1 | 289 | addr = *(u32 *)tmp; |
3f510db5 BB |
290 | else |
291 | addr = *tmp; | |
d52082b1 BB |
292 | |
293 | if (addr != CONFIG_SYS_CCSRBAR_PHYS) | |
294 | printf("WARNING: The CCSRBAR address in your .dts " | |
295 | "does not match the address of the CCSR " | |
296 | "in u-boot. This means your .dts might " | |
297 | "be old.\n"); | |
298 | } | |
debb7354 JL |
299 | } |
300 | #endif | |
301 | ||
debb7354 | 302 | |
239db37c HW |
303 | /* |
304 | * get_board_sys_clk | |
305 | * Reads the FPGA on board for CONFIG_SYS_CLK_FREQ | |
306 | */ | |
307 | ||
80e955c7 JL |
308 | unsigned long |
309 | get_board_sys_clk(ulong dummy) | |
239db37c HW |
310 | { |
311 | u8 i, go_bit, rd_clks; | |
312 | ulong val = 0; | |
313 | ||
314 | go_bit = in8(PIXIS_BASE + PIXIS_VCTL); | |
315 | go_bit &= 0x01; | |
316 | ||
317 | rd_clks = in8(PIXIS_BASE + PIXIS_VCFGEN0); | |
318 | rd_clks &= 0x1C; | |
319 | ||
320 | /* | |
321 | * Only if both go bit and the SCLK bit in VCFGEN0 are set | |
322 | * should we be using the AUX register. Remember, we also set the | |
323 | * GO bit to boot from the alternate bank on the on-board flash | |
324 | */ | |
325 | ||
326 | if (go_bit) { | |
327 | if (rd_clks == 0x1c) | |
328 | i = in8(PIXIS_BASE + PIXIS_AUX); | |
329 | else | |
330 | i = in8(PIXIS_BASE + PIXIS_SPD); | |
331 | } else { | |
332 | i = in8(PIXIS_BASE + PIXIS_SPD); | |
333 | } | |
334 | ||
335 | i &= 0x07; | |
336 | ||
337 | switch (i) { | |
338 | case 0: | |
339 | val = 33000000; | |
340 | break; | |
341 | case 1: | |
342 | val = 40000000; | |
343 | break; | |
344 | case 2: | |
345 | val = 50000000; | |
346 | break; | |
347 | case 3: | |
348 | val = 66000000; | |
349 | break; | |
350 | case 4: | |
351 | val = 83000000; | |
352 | break; | |
353 | case 5: | |
354 | val = 100000000; | |
355 | break; | |
356 | case 6: | |
357 | val = 134000000; | |
358 | break; | |
359 | case 7: | |
360 | val = 166000000; | |
361 | break; | |
362 | } | |
363 | ||
364 | return val; | |
365 | } | |
0b252f50 BW |
366 | |
367 | int board_eth_init(bd_t *bis) | |
368 | { | |
369 | /* Initialize TSECs */ | |
370 | cpu_eth_init(bis); | |
371 | return pci_eth_init(bis); | |
372 | } | |
4ef630df PT |
373 | |
374 | void board_reset(void) | |
375 | { | |
376 | out8(PIXIS_BASE + PIXIS_RST, 0); | |
377 | ||
378 | while (1) | |
379 | ; | |
380 | } | |
f6ef8b7a | 381 | |
7649a590 | 382 | #ifdef CONFIG_MP |
f6ef8b7a BB |
383 | extern void cpu_mp_lmb_reserve(struct lmb *lmb); |
384 | ||
385 | void board_lmb_reserve(struct lmb *lmb) | |
386 | { | |
387 | cpu_mp_lmb_reserve(lmb); | |
388 | } | |
389 | #endif |