]>
Commit | Line | Data |
---|---|---|
062ef1a6 PJ |
1 | /* |
2 | * Copyright 2013 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * SPDX-License-Identifier: GPL-2.0+ | |
5 | */ | |
6 | ||
7 | #include <common.h> | |
8 | #include <i2c.h> | |
9 | #include <hwconfig.h> | |
10 | #include <asm/mmu.h> | |
5614e71b YS |
11 | #include <fsl_ddr_sdram.h> |
12 | #include <fsl_ddr_dimm_params.h> | |
062ef1a6 | 13 | #include <asm/fsl_law.h> |
00233528 | 14 | #include <asm/mpc85xx_gpio.h> |
062ef1a6 PJ |
15 | #include "ddr.h" |
16 | ||
17 | DECLARE_GLOBAL_DATA_PTR; | |
18 | ||
062ef1a6 PJ |
19 | void fsl_ddr_board_options(memctl_options_t *popts, |
20 | dimm_params_t *pdimm, | |
21 | unsigned int ctrl_num) | |
22 | { | |
23 | const struct board_specific_parameters *pbsp, *pbsp_highest = NULL; | |
24 | ulong ddr_freq; | |
25 | ||
26 | if (ctrl_num > 1) { | |
27 | printf("Not supported controller number %d\n", ctrl_num); | |
28 | return; | |
29 | } | |
30 | if (!pdimm->n_ranks) | |
31 | return; | |
32 | ||
33 | pbsp = udimms[0]; | |
34 | ||
96ac18c9 | 35 | /* Get clk_adjust according to the board ddr |
062ef1a6 PJ |
36 | * freqency and n_banks specified in board_specific_parameters table. |
37 | */ | |
38 | ddr_freq = get_ddr_freq(0) / 1000000; | |
39 | while (pbsp->datarate_mhz_high) { | |
40 | if (pbsp->n_ranks == pdimm->n_ranks && | |
41 | (pdimm->rank_density >> 30) >= pbsp->rank_gb) { | |
42 | if (ddr_freq <= pbsp->datarate_mhz_high) { | |
062ef1a6 PJ |
43 | popts->clk_adjust = pbsp->clk_adjust; |
44 | popts->wrlvl_start = pbsp->wrlvl_start; | |
45 | popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2; | |
46 | popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3; | |
062ef1a6 PJ |
47 | goto found; |
48 | } | |
49 | pbsp_highest = pbsp; | |
50 | } | |
51 | pbsp++; | |
52 | } | |
53 | ||
54 | if (pbsp_highest) { | |
55 | printf("Error: board specific timing not found\n"); | |
56 | printf("for data rate %lu MT/s\n", ddr_freq); | |
57 | printf("Trying to use the highest speed (%u) parameters\n", | |
58 | pbsp_highest->datarate_mhz_high); | |
062ef1a6 PJ |
59 | popts->clk_adjust = pbsp_highest->clk_adjust; |
60 | popts->wrlvl_start = pbsp_highest->wrlvl_start; | |
61 | popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2; | |
62 | popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3; | |
062ef1a6 PJ |
63 | } else { |
64 | panic("DIMM is not supported by this board"); | |
65 | } | |
66 | found: | |
67 | debug("Found timing match: n_ranks %d, data rate %d, rank_gb %d\n" | |
68 | "\tclk_adjust %d, wrlvl_start %d, wrlvl_ctrl_2 0x%x, " | |
69 | "wrlvl_ctrl_3 0x%x\n", | |
70 | pbsp->n_ranks, pbsp->datarate_mhz_high, pbsp->rank_gb, | |
71 | pbsp->clk_adjust, pbsp->wrlvl_start, pbsp->wrlvl_ctl_2, | |
72 | pbsp->wrlvl_ctl_3); | |
73 | ||
74 | /* | |
75 | * Factors to consider for half-strength driver enable: | |
76 | * - number of DIMMs installed | |
77 | */ | |
4b6067ae PJ |
78 | #ifdef CONFIG_SYS_FSL_DDR4 |
79 | popts->half_strength_driver_enable = 1; | |
90101386 SL |
80 | /* optimize cpo for erratum A-009942 */ |
81 | popts->cpo_sample = 0x59; | |
4b6067ae | 82 | #else |
062ef1a6 | 83 | popts->half_strength_driver_enable = 0; |
4b6067ae | 84 | #endif |
062ef1a6 PJ |
85 | /* |
86 | * Write leveling override | |
87 | */ | |
88 | popts->wrlvl_override = 1; | |
89 | popts->wrlvl_sample = 0xf; | |
90 | ||
91 | /* | |
92 | * rtt and rtt_wr override | |
93 | */ | |
94 | popts->rtt_override = 0; | |
95 | ||
96 | /* Enable ZQ calibration */ | |
97 | popts->zq_en = 1; | |
98 | ||
99 | /* DHC_EN =1, ODT = 75 Ohm */ | |
4b6067ae PJ |
100 | #ifdef CONFIG_SYS_FSL_DDR4 |
101 | popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_120OHM); | |
102 | popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_120OHM) | | |
103 | DDR_CDR2_VREF_OVRD(70); /* Vref = 70% */ | |
104 | #else | |
92f7fed4 PJ |
105 | popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_75ohm); |
106 | popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_75ohm); | |
4b6067ae | 107 | #endif |
062ef1a6 PJ |
108 | } |
109 | ||
00233528 TY |
110 | #if defined(CONFIG_DEEP_SLEEP) |
111 | void board_mem_sleep_setup(void) | |
112 | { | |
113 | void __iomem *cpld_base = (void *)CONFIG_SYS_CPLD_BASE; | |
114 | ||
115 | /* does not provide HW signals for power management */ | |
116 | clrbits_8(cpld_base + 0x17, 0x40); | |
117 | /* Disable MCKE isolation */ | |
118 | gpio_set_value(2, 0); | |
119 | udelay(1); | |
120 | } | |
121 | #endif | |
122 | ||
088454cd | 123 | int initdram(void) |
062ef1a6 PJ |
124 | { |
125 | phys_size_t dram_size; | |
126 | ||
18c01445 | 127 | #if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_RAMBOOT_PBL) |
062ef1a6 | 128 | puts("Initializing....using SPD\n"); |
062ef1a6 | 129 | dram_size = fsl_ddr_sdram(); |
18c01445 PK |
130 | #else |
131 | dram_size = fsl_ddr_sdram_size(); | |
132 | #endif | |
53499282 SL |
133 | dram_size = setup_ddr_tlbs(dram_size / 0x100000); |
134 | dram_size *= 0x100000; | |
00233528 TY |
135 | |
136 | #if defined(CONFIG_DEEP_SLEEP) && !defined(CONFIG_SPL_BUILD) | |
137 | fsl_dp_resume(); | |
138 | #endif | |
139 | ||
088454cd SG |
140 | gd->ram_size = dram_size; |
141 | ||
142 | return 0; | |
062ef1a6 | 143 | } |