]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/gdsys/405ex/405ex.c
projects / people / ms / u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drivers, block: remove sil680 driver
[people/ms/u-boot.git] / board / gdsys / 405ex / 405ex.c
CommitLineData
255ef4d9
DE		 1#include <common.h>
2#include <asm/ppc4xx.h>
3#include <asm/ppc405.h>
4#include <asm/processor.h>
5#include <asm/io.h>
6
7#include <gdsys_fpga.h>
8
9#include "405ex.h"
10
11#define REFLECTION_TESTPATTERN 0xdede
12#define REFLECTION_TESTPATTERN_INV (~REFLECTION_TESTPATTERN & 0xffff)
13
aba27acf
DE		 14#ifdef CONFIG_SYS_FPGA_NO_RFL_HI
15#define REFLECTION_TESTREG reflection_low
16#else
17#define REFLECTION_TESTREG reflection_high
18#endif
19
255ef4d9
DE		 20DECLARE_GLOBAL_DATA_PTR;
21
22int get_fpga_state(unsigned dev)
23{
923a662f 24 return gd->arch.fpga_state[dev];
255ef4d9
DE		 25}
26
255ef4d9
DE		 27int board_early_init_f(void)
28{
29 u32 val;
30
31 /*--------------------------------------------------------------------+
32 | Interrupt controller setup
33 +--------------------------------------------------------------------+
34 +---------------------------------------------------------------------+
35 |Interrupt| Source | Pol. | Sensi.| Crit. |
36 +---------+-----------------------------------+-------+-------+-------+
37 | IRQ 00 | UART0 | High | Level | Non |
38 | IRQ 01 | UART1 | High | Level | Non |
39 | IRQ 02 | IIC0 | High | Level | Non |
40 | IRQ 03 | TBD | High | Level | Non |
41 | IRQ 04 | TBD | High | Level | Non |
42 | IRQ 05 | EBM | High | Level | Non |
43 | IRQ 06 | BGI | High | Level | Non |
44 | IRQ 07 | IIC1 | Rising| Edge | Non |
45 | IRQ 08 | SPI | High | Lvl/ed| Non |
46 | IRQ 09 | External IRQ 0 - (PCI-Express) | pgm H | Pgm | Non |
47 | IRQ 10 | MAL TX EOB | High | Level | Non |
48 | IRQ 11 | MAL RX EOB | High | Level | Non |
49 | IRQ 12 | DMA Channel 0 FIFO Full | High | Level | Non |
50 | IRQ 13 | DMA Channel 0 Stat FIFO | High | Level | Non |
51 | IRQ 14 | DMA Channel 1 FIFO Full | High | Level | Non |
52 | IRQ 15 | DMA Channel 1 Stat FIFO | High | Level | Non |
53 | IRQ 16 | PCIE0 AL | high | Level | Non |
54 | IRQ 17 | PCIE0 VPD access | rising| Edge | Non |
55 | IRQ 18 | PCIE0 hot reset request | rising| Edge | Non |
56 | IRQ 19 | PCIE0 hot reset request | faling| Edge | Non |
57 | IRQ 20 | PCIE0 TCR | High | Level | Non |
58 | IRQ 21 | PCIE0 MSI level0 | High | Level | Non |
59 | IRQ 22 | PCIE0 MSI level1 | High | Level | Non |
60 | IRQ 23 | Security EIP-94 | High | Level | Non |
61 | IRQ 24 | EMAC0 interrupt | High | Level | Non |
62 | IRQ 25 | EMAC1 interrupt | High | Level | Non |
63 | IRQ 26 | PCIE0 MSI level2 | High | Level | Non |
64 | IRQ 27 | External IRQ 4 | pgm H | Pgm | Non |
65 | IRQ 28 | UIC2 Non-critical Int. | High | Level | Non |
66 | IRQ 29 | UIC2 Critical Interrupt | High | Level | Crit. |
67 | IRQ 30 | UIC1 Non-critical Int. | High | Level | Non |
68 | IRQ 31 | UIC1 Critical Interrupt | High | Level | Crit. |
69 |----------------------------------------------------------------------
70 | IRQ 32 | MAL Serr | High | Level | Non |
71 | IRQ 33 | MAL Txde | High | Level | Non |
72 | IRQ 34 | MAL Rxde | High | Level | Non |
73 | IRQ 35 | PCIE0 bus master VC0 |falling| Edge | Non |
74 | IRQ 36 | PCIE0 DCR Error | High | Level | Non |
75 | IRQ 37 | EBC | High |Lvl Edg| Non |
76 | IRQ 38 | NDFC | High | Level | Non |
77 | IRQ 39 | GPT Compare Timer 8 | Risin | Edge | Non |
78 | IRQ 40 | GPT Compare Timer 9 | Risin | Edge | Non |
79 | IRQ 41 | PCIE1 AL | high | Level | Non |
80 | IRQ 42 | PCIE1 VPD access | rising| edge | Non |
81 | IRQ 43 | PCIE1 hot reset request | rising| Edge | Non |
82 | IRQ 44 | PCIE1 hot reset request | faling| Edge | Non |
83 | IRQ 45 | PCIE1 TCR | High | Level | Non |
84 | IRQ 46 | PCIE1 bus master VC0 |falling| Edge | Non |
85 | IRQ 47 | GPT Compare Timer 3 | Risin | Edge | Non |
86 | IRQ 48 | GPT Compare Timer 4 | Risin | Edge | Non |
87 | IRQ 49 | Ext. IRQ 7 |pgm/Fal|pgm/Lvl| Non |
88 | IRQ 50 | Ext. IRQ 8 - |pgm (H)|pgm/Lvl| Non |
89 | IRQ 51 | Ext. IRQ 9 |pgm (H)|pgm/Lvl| Non |
90 | IRQ 52 | GPT Compare Timer 5 | high | Edge | Non |
91 | IRQ 53 | GPT Compare Timer 6 | high | Edge | Non |
92 | IRQ 54 | GPT Compare Timer 7 | high | Edge | Non |
93 | IRQ 55 | Serial ROM | High | Level | Non |
94 | IRQ 56 | GPT Decrement Pulse | High | Level | Non |
95 | IRQ 57 | Ext. IRQ 2 |pgm/Fal|pgm/Lvl| Non |
96 | IRQ 58 | Ext. IRQ 5 |pgm/Fal|pgm/Lvl| Non |
97 | IRQ 59 | Ext. IRQ 6 |pgm/Fal|pgm/Lvl| Non |
98 | IRQ 60 | EMAC0 Wake-up | High | Level | Non |
99 | IRQ 61 | Ext. IRQ 1 |pgm/Fal|pgm/Lvl| Non |
100 | IRQ 62 | EMAC1 Wake-up | High | Level | Non |
101 |----------------------------------------------------------------------
102 | IRQ 64 | PE0 AL | High | Level | Non |
103 | IRQ 65 | PE0 VPD Access | Risin | Edge | Non |
104 | IRQ 66 | PE0 Hot Reset Request | Risin | Edge | Non |
105 | IRQ 67 | PE0 Hot Reset Request | Falli | Edge | Non |
106 | IRQ 68 | PE0 TCR | High | Level | Non |
107 | IRQ 69 | PE0 BusMaster VCO | Falli | Edge | Non |
108 | IRQ 70 | PE0 DCR Error | High | Level | Non |
109 | IRQ 71 | Reserved | N/A | N/A | Non |
110 | IRQ 72 | PE1 AL | High | Level | Non |
111 | IRQ 73 | PE1 VPD Access | Risin | Edge | Non |
112 | IRQ 74 | PE1 Hot Reset Request | Risin | Edge | Non |
113 | IRQ 75 | PE1 Hot Reset Request | Falli | Edge | Non |
114 | IRQ 76 | PE1 TCR | High | Level | Non |
115 | IRQ 77 | PE1 BusMaster VCO | Falli | Edge | Non |
116 | IRQ 78 | PE1 DCR Error | High | Level | Non |
117 | IRQ 79 | Reserved | N/A | N/A | Non |
118 | IRQ 80 | PE2 AL | High | Level | Non |
119 | IRQ 81 | PE2 VPD Access | Risin | Edge | Non |
120 | IRQ 82 | PE2 Hot Reset Request | Risin | Edge | Non |
121 | IRQ 83 | PE2 Hot Reset Request | Falli | Edge | Non |
122 | IRQ 84 | PE2 TCR | High | Level | Non |
123 | IRQ 85 | PE2 BusMaster VCO | Falli | Edge | Non |
124 | IRQ 86 | PE2 DCR Error | High | Level | Non |
125 | IRQ 87 | Reserved | N/A | N/A | Non |
126 | IRQ 88 | External IRQ(5) | Progr | Progr | Non |
127 | IRQ 89 | External IRQ 4 - Ethernet | Progr | Progr | Non |
128 | IRQ 90 | External IRQ 3 - PCI-X | Progr | Progr | Non |
129 | IRQ 91 | External IRQ 2 - PCI-X | Progr | Progr | Non |
130 | IRQ 92 | External IRQ 1 - PCI-X | Progr | Progr | Non |
131 | IRQ 93 | External IRQ 0 - PCI-X | Progr | Progr | Non |
132 | IRQ 94 | Reserved | N/A | N/A | Non |
133 | IRQ 95 | Reserved | N/A | N/A | Non |
134 |---------------------------------------------------------------------
135 +---------+-----------------------------------+-------+-------+------*/
136 /*--------------------------------------------------------------------+
137 | Initialise UIC registers. Clear all interrupts. Disable all
138 | interrupts.
139 | Set critical interrupt values. Set interrupt polarities. Set
140 | interrupt trigger levels. Make bit 0 High priority. Clear all
141 | interrupts again.
142 +-------------------------------------------------------------------*/
143
144 mtdcr(UIC2SR, 0xffffffff); /* Clear all interrupts */
145 mtdcr(UIC2ER, 0x00000000); /* disable all interrupts */
146 mtdcr(UIC2CR, 0x00000000); /* Set Critical / Non Critical interrupts */
147 mtdcr(UIC2PR, 0xf7ffffff); /* Set Interrupt Polarities */
148 mtdcr(UIC2TR, 0x01e1fff8); /* Set Interrupt Trigger Levels */
149 mtdcr(UIC2VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */
150 mtdcr(UIC2SR, 0x00000000); /* clear all interrupts */
151 mtdcr(UIC2SR, 0xffffffff); /* clear all interrupts */
152
153 mtdcr(UIC1SR, 0xffffffff); /* Clear all interrupts */
154 mtdcr(UIC1ER, 0x00000000); /* disable all interrupts */
155 mtdcr(UIC1CR, 0x00000000); /* Set Critical / Non Critical interrupts */
156 mtdcr(UIC1PR, 0xfffac785); /* Set Interrupt Polarities */
157 mtdcr(UIC1TR, 0x001d0040); /* Set Interrupt Trigger Levels */
158 mtdcr(UIC1VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */
159 mtdcr(UIC1SR, 0x00000000); /* clear all interrupts */
160 mtdcr(UIC1SR, 0xffffffff); /* clear all interrupts */
161
162 mtdcr(UIC0SR, 0xffffffff); /* Clear all interrupts */
163 mtdcr(UIC0ER, 0x0000000a); /* Disable all interrupts */
164 /* Except cascade UIC0 and UIC1 */
165 mtdcr(UIC0CR, 0x00000000); /* Set Critical / Non Critical interrupts */
166 mtdcr(UIC0PR, 0xffbfefef); /* Set Interrupt Polarities */
167 mtdcr(UIC0TR, 0x00007000); /* Set Interrupt Trigger Levels */
168 mtdcr(UIC0VR, 0x00000001); /* Set Vect base=0,INT31 Highest priority */
169 mtdcr(UIC0SR, 0x00000000); /* clear all interrupts */
170 mtdcr(UIC0SR, 0xffffffff); /* clear all interrupts */
171
172 /*
173 * Note: Some cores are still in reset when the chip starts, so
174 * take them out of reset
175 */
176 mtsdr(SDR0_SRST, 0);
177
178 /*
179 * Configure PFC (Pin Function Control) registers
180 */
181 val = SDR0_PFC1_GPT_FREQ;
182 mtsdr(SDR0_PFC1, val);
183
184 return 0;
185}
186
187int board_early_init_r(void)
188{
189 unsigned k;
190 unsigned ctr;
191
192 for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k)
923a662f 193 gd->arch.fpga_state[k] = 0;
255ef4d9
DE		 194
195 /*
196 * reset FPGA
197 */
198 gd405ex_init();
199
200 gd405ex_set_fpga_reset(1);
201
202 gd405ex_setup_hw();
203
204 for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {
205 ctr = 0;
206 while (!gd405ex_get_fpga_done(k)) {
207 udelay(100000);
208 if (ctr++ > 5) {
923a662f
SG		 209 gd->arch.fpga_state[k] |=
210 FPGA_STATE_DONE_FAILED;
255ef4d9
DE		 211 break;
212 }
213 }
214 }
215
216 udelay(10);
217
218 gd405ex_set_fpga_reset(0);
219
220 for (k = 0; k < CONFIG_SYS_FPGA_COUNT; ++k) {
255ef4d9
DE		 221 /*
222 * wait for fpga out of reset
223 */
224 ctr = 0;
225 while (1) {
aba27acf
DE		 226 u16 val;
227
228 FPGA_SET_REG(k, reflection_low, REFLECTION_TESTPATTERN);
255ef4d9 229
aba27acf
DE		 230 FPGA_GET_REG(k, REFLECTION_TESTREG, &val);
231 if (val == REFLECTION_TESTPATTERN_INV)
255ef4d9
DE		 232 break;
233
234 udelay(100000);
235 if (ctr++ > 5) {
923a662f 236 gd->arch.fpga_state[k] |=
255ef4d9
DE		 237 FPGA_STATE_REFLECTION_FAILED;
238 break;
239 }
240 }
241 }
242
243 return 0;
244}
"Das U-Boot" Source Tree