]> git.ipfire.org Git - people/ms/u-boot.git/blame - board/nvidia/dts/tegra20-seaboard.dts
tegra: Support control of cache settings for LCD
[people/ms/u-boot.git] / board / nvidia / dts / tegra20-seaboard.dts
CommitLineData
6710b5b5
SG
1/dts-v1/;
2
3/memreserve/ 0x1c000000 0x04000000;
4/include/ ARCH_CPU_DTS
5
6/ {
7 model = "NVIDIA Seaboard";
8 compatible = "nvidia,seaboard", "nvidia,tegra20";
9
10 chosen {
11 bootargs = "vmalloc=192M video=tegrafb console=ttyS0,115200n8 root=/dev/mmcblk1p3 rw rootwait";
12 };
13
1920172e
SG
14 aliases {
15 /* This defines the order of our USB ports */
16 usb0 = "/usb@c5008000";
17 usb1 = "/usb@c5000000";
3682cc3d
SG
18
19 i2c0 = "/i2c@7000d000";
20 i2c1 = "/i2c@7000c000";
21 i2c2 = "/i2c@7000c400";
22 i2c3 = "/i2c@7000c500";
1920172e
SG
23 };
24
6710b5b5
SG
25 memory {
26 device_type = "memory";
27 reg = < 0x00000000 0x40000000 >;
28 };
29
cd474cba
SG
30 /* This is not used in U-Boot, but is expected to be in kernel .dts */
31 i2c@7000d000 {
3682cc3d 32 clock-frequency = <100000>;
cd474cba
SG
33 pmic@34 {
34 compatible = "ti,tps6586x";
35 reg = <0x34>;
36
37 clk_32k: clock {
38 compatible = "fixed-clock";
39 /*
40 * leave out for now due to CPP:
41 * #clock-cells = <0>;
42 */
43 clock-frequency = <32768>;
44 };
45 };
46 };
47
48 clocks {
49 osc {
50 clock-frequency = <12000000>;
51 };
52 };
53
54 clock@60006000 {
55 clocks = <&clk_32k &osc>;
56 };
57
6710b5b5
SG
58 serial@70006300 {
59 clock-frequency = < 216000000 >;
60 };
61
62 sdhci@c8000400 {
63 cd-gpios = <&gpio 69 0>; /* gpio PI5 */
64 wp-gpios = <&gpio 57 0>; /* gpio PH1 */
65 power-gpios = <&gpio 70 0>; /* gpio PI6 */
66 };
67
68 sdhci@c8000600 {
69 support-8bit;
70 };
71
72 usb@c5000000 {
73 nvidia,vbus-gpio = <&gpio 24 0>; /* PD0 */
1920172e
SG
74 dr_mode = "otg";
75 };
76
77 usb@c5004000 {
78 status = "disabled";
6710b5b5 79 };
3682cc3d
SG
80
81 i2c@7000c000 {
82 clock-frequency = <100000>;
83 };
84
85 i2c@7000c400 {
86 status = "disabled";
87 };
88
89 i2c@7000c500 {
90 clock-frequency = <100000>;
91 };
d376e8d2
SG
92
93 emc@7000f400 {
94 emc-table@190000 {
95 reg = < 190000 >;
96 compatible = "nvidia,tegra20-emc-table";
97 clock-frequency = < 190000 >;
98 nvidia,emc-registers = < 0x0000000c 0x00000026
99 0x00000009 0x00000003 0x00000004 0x00000004
100 0x00000002 0x0000000c 0x00000003 0x00000003
101 0x00000002 0x00000001 0x00000004 0x00000005
102 0x00000004 0x00000009 0x0000000d 0x0000059f
103 0x00000000 0x00000003 0x00000003 0x00000003
104 0x00000003 0x00000001 0x0000000b 0x000000c8
105 0x00000003 0x00000007 0x00000004 0x0000000f
106 0x00000002 0x00000000 0x00000000 0x00000002
107 0x00000000 0x00000000 0x00000083 0xa06204ae
108 0x007dc010 0x00000000 0x00000000 0x00000000
109 0x00000000 0x00000000 0x00000000 0x00000000 >;
110 };
111 emc-table@380000 {
112 reg = < 380000 >;
113 compatible = "nvidia,tegra20-emc-table";
114 clock-frequency = < 380000 >;
115 nvidia,emc-registers = < 0x00000017 0x0000004b
116 0x00000012 0x00000006 0x00000004 0x00000005
117 0x00000003 0x0000000c 0x00000006 0x00000006
118 0x00000003 0x00000001 0x00000004 0x00000005
119 0x00000004 0x00000009 0x0000000d 0x00000b5f
120 0x00000000 0x00000003 0x00000003 0x00000006
121 0x00000006 0x00000001 0x00000011 0x000000c8
122 0x00000003 0x0000000e 0x00000007 0x0000000f
123 0x00000002 0x00000000 0x00000000 0x00000002
124 0x00000000 0x00000000 0x00000083 0xe044048b
125 0x007d8010 0x00000000 0x00000000 0x00000000
126 0x00000000 0x00000000 0x00000000 0x00000000 >;
127 };
128 };
c3ab91f0
AS
129
130 kbc@7000e200 {
131 linux,keymap = <0x00020011 0x0003001f 0x0004001e 0x0005002c
132 0x000701d0 0x0107007d 0x02060064 0x02070038 0x03000006
133 0x03010005 0x03020013 0x03030012 0x03040021 0x03050020
134 0x0306002d 0x04000008 0x04010007 0x04020014 0x04030023
135 0x04040022 0x0405002f 0x0406002e 0x04070039 0x0500000a
136 0x05010009 0x05020016 0x05030015 0x05040024 0x05050031
137 0x05060030 0x0507002b 0x0600000c 0x0601000b 0x06020018
138 0x06030017 0x06040026 0x06050025 0x06060033 0x06070032
139 0x0701000d 0x0702001b 0x0703001c 0x0707008b 0x08040036
140 0x0805002a 0x09050061 0x0907001d 0x0b00001a 0x0b010019
141 0x0b020028 0x0b030027 0x0b040035 0x0b050034 0x0c000044
142 0x0c010043 0x0c02000e 0x0c030004 0x0c040003 0x0c050067
143 0x0c0600d2 0x0c070077 0x0d00006e 0x0d01006f 0x0d030068
144 0x0d04006d 0x0d05006a 0x0d06006c 0x0d070069 0x0e000057
145 0x0e010058 0x0e020042 0x0e030010 0x0e04003e 0x0e05003d
146 0x0e060002 0x0e070041 0x0f000001 0x0f010029 0x0f02003f
147 0x0f03000f 0x0f04003b 0x0f05003c 0x0f06003a 0x0f070040
148 0x14000047 0x15000049 0x15010048 0x1502004b 0x1504004f
149 0x16010062 0x1602004d 0x1603004c 0x16040051 0x16050050
150 0x16070052 0x1b010037 0x1b03004a 0x1b04004e 0x1b050053
151 0x1c050073 0x1d030066 0x1d04006b 0x1d0500e0 0x1d060072
152 0x1d0700e1 0x1e000045 0x1e010046 0x1e020071
153 0x1f04008a>;
154 linux,fn-keymap = <0x05040002>;
155 };
7cedd181
SG
156
157 nand-controller@70008000 {
158 nvidia,wp-gpios = <&gpio 59 0>; /* PH3 */
159 nvidia,width = <8>;
160 nvidia,timing = <26 100 20 80 20 10 12 10 70>;
161 nand@0 {
162 reg = <0>;
163 compatible = "hynix,hy27uf4g2b", "nand-flash";
164 };
165 };
6710b5b5 166};