]>
Commit | Line | Data |
---|---|---|
fd51b0e0 SP |
1 | /* |
2 | * (C) Copyright 2008 | |
3 | * Sergei Poselenov, Emcraft Systems, sposelenov@emcraft.com. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
fd51b0e0 SP |
6 | */ |
7 | ||
8 | #include <common.h> | |
9 | ||
6d0f6bcf | 10 | #if defined(CONFIG_SYS_NAND_BASE) |
fd51b0e0 SP |
11 | #include <nand.h> |
12 | #include <asm/errno.h> | |
13 | #include <asm/io.h> | |
14 | ||
15 | static int state; | |
169de905 MV |
16 | static void sc_nand_write_byte(struct mtd_info *mtd, u_char byte); |
17 | static void sc_nand_write_buf(struct mtd_info *mtd, const u_char *buf, int len); | |
18 | static u_char sc_nand_read_byte(struct mtd_info *mtd); | |
19 | static u16 sc_nand_read_word(struct mtd_info *mtd); | |
20 | static void sc_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len); | |
ff94bc40 | 21 | #if defined(CONFIG_MTD_NAND_VERIFY_WRITE) |
169de905 | 22 | static int sc_nand_verify_buf(struct mtd_info *mtd, const u_char *buf, int len); |
ff94bc40 | 23 | #endif |
169de905 | 24 | static int sc_nand_device_ready(struct mtd_info *mtdinfo); |
fd51b0e0 SP |
25 | |
26 | #define FPGA_NAND_CMD_MASK (0x7 << 28) | |
68cf19aa | 27 | #define FPGA_NAND_CMD_COMMAND (0x0 << 28) |
fd51b0e0 SP |
28 | #define FPGA_NAND_CMD_ADDR (0x1 << 28) |
29 | #define FPGA_NAND_CMD_READ (0x2 << 28) | |
30 | #define FPGA_NAND_CMD_WRITE (0x3 << 28) | |
31 | #define FPGA_NAND_BUSY (0x1 << 15) | |
32 | #define FPGA_NAND_ENABLE (0x1 << 31) | |
68cf19aa | 33 | #define FPGA_NAND_DATA_SHIFT 16 |
fd51b0e0 SP |
34 | |
35 | /** | |
169de905 | 36 | * sc_nand_write_byte - write one byte to the chip |
fd51b0e0 SP |
37 | * @mtd: MTD device structure |
38 | * @byte: pointer to data byte to write | |
39 | */ | |
169de905 | 40 | static void sc_nand_write_byte(struct mtd_info *mtd, u_char byte) |
fd51b0e0 | 41 | { |
169de905 | 42 | sc_nand_write_buf(mtd, (const uchar *)&byte, sizeof(byte)); |
fd51b0e0 SP |
43 | } |
44 | ||
fd51b0e0 | 45 | /** |
169de905 | 46 | * sc_nand_write_buf - write buffer to chip |
fd51b0e0 SP |
47 | * @mtd: MTD device structure |
48 | * @buf: data buffer | |
49 | * @len: number of bytes to write | |
50 | */ | |
169de905 | 51 | static void sc_nand_write_buf(struct mtd_info *mtd, const u_char *buf, int len) |
fd51b0e0 SP |
52 | { |
53 | int i; | |
54 | struct nand_chip *this = mtd->priv; | |
fd51b0e0 SP |
55 | |
56 | for (i = 0; i < len; i++) { | |
68cf19aa SW |
57 | out_be32(this->IO_ADDR_W, |
58 | state | (buf[i] << FPGA_NAND_DATA_SHIFT)); | |
fd51b0e0 SP |
59 | } |
60 | } | |
61 | ||
62 | ||
63 | /** | |
169de905 | 64 | * sc_nand_read_byte - read one byte from the chip |
fd51b0e0 SP |
65 | * @mtd: MTD device structure |
66 | */ | |
169de905 | 67 | static u_char sc_nand_read_byte(struct mtd_info *mtd) |
fd51b0e0 SP |
68 | { |
69 | u8 byte; | |
169de905 | 70 | sc_nand_read_buf(mtd, (uchar *)&byte, sizeof(byte)); |
fd51b0e0 SP |
71 | return byte; |
72 | } | |
73 | ||
74 | /** | |
169de905 | 75 | * sc_nand_read_word - read one word from the chip |
fd51b0e0 SP |
76 | * @mtd: MTD device structure |
77 | */ | |
169de905 | 78 | static u16 sc_nand_read_word(struct mtd_info *mtd) |
fd51b0e0 SP |
79 | { |
80 | u16 word; | |
169de905 | 81 | sc_nand_read_buf(mtd, (uchar *)&word, sizeof(word)); |
fd51b0e0 SP |
82 | return word; |
83 | } | |
84 | ||
85 | /** | |
169de905 | 86 | * sc_nand_read_buf - read chip data into buffer |
fd51b0e0 SP |
87 | * @mtd: MTD device structure |
88 | * @buf: buffer to store date | |
89 | * @len: number of bytes to read | |
90 | */ | |
169de905 | 91 | static void sc_nand_read_buf(struct mtd_info *mtd, u_char *buf, int len) |
fd51b0e0 SP |
92 | { |
93 | int i; | |
94 | struct nand_chip *this = mtd->priv; | |
95 | int val; | |
96 | ||
97 | val = (state & FPGA_NAND_ENABLE) | FPGA_NAND_CMD_READ; | |
98 | ||
99 | out_be32(this->IO_ADDR_W, val); | |
100 | for (i = 0; i < len; i++) { | |
101 | buf[i] = (in_be32(this->IO_ADDR_R) >> FPGA_NAND_DATA_SHIFT) & 0xff; | |
102 | } | |
103 | } | |
104 | ||
ff94bc40 | 105 | #if defined(CONFIG_MTD_NAND_VERIFY_WRITE) |
fd51b0e0 | 106 | /** |
169de905 | 107 | * sc_nand_verify_buf - Verify chip data against buffer |
fd51b0e0 SP |
108 | * @mtd: MTD device structure |
109 | * @buf: buffer containing the data to compare | |
110 | * @len: number of bytes to compare | |
111 | */ | |
169de905 | 112 | static int sc_nand_verify_buf(struct mtd_info *mtd, const u_char *buf, int len) |
fd51b0e0 SP |
113 | { |
114 | int i; | |
115 | ||
116 | for (i = 0; i < len; i++) { | |
169de905 | 117 | if (buf[i] != sc_nand_read_byte(mtd)); |
68cf19aa | 118 | return -EFAULT; |
fd51b0e0 SP |
119 | } |
120 | return 0; | |
121 | } | |
ff94bc40 | 122 | #endif |
fd51b0e0 SP |
123 | |
124 | /** | |
169de905 | 125 | * sc_nand_device_ready - Check the NAND device is ready for next command. |
fd51b0e0 SP |
126 | * @mtd: MTD device structure |
127 | */ | |
169de905 | 128 | static int sc_nand_device_ready(struct mtd_info *mtdinfo) |
fd51b0e0 SP |
129 | { |
130 | struct nand_chip *this = mtdinfo->priv; | |
131 | ||
132 | if (in_be32(this->IO_ADDR_W) & FPGA_NAND_BUSY) | |
133 | return 0; /* busy */ | |
134 | return 1; | |
135 | } | |
136 | ||
137 | /** | |
169de905 | 138 | * sc_nand_hwcontrol - NAND control functions wrapper. |
fd51b0e0 SP |
139 | * @mtd: MTD device structure |
140 | * @cmd: Command | |
141 | */ | |
169de905 | 142 | static void sc_nand_hwcontrol(struct mtd_info *mtdinfo, int cmd, unsigned int ctrl) |
fd51b0e0 | 143 | { |
68cf19aa SW |
144 | if (ctrl & NAND_CTRL_CHANGE) { |
145 | state &= ~(FPGA_NAND_CMD_MASK | FPGA_NAND_ENABLE); | |
146 | ||
147 | switch (ctrl & (NAND_ALE | NAND_CLE)) { | |
148 | case 0: | |
149 | state |= FPGA_NAND_CMD_WRITE; | |
150 | break; | |
151 | ||
152 | case NAND_ALE: | |
153 | state |= FPGA_NAND_CMD_ADDR; | |
154 | break; | |
fd51b0e0 | 155 | |
68cf19aa SW |
156 | case NAND_CLE: |
157 | state |= FPGA_NAND_CMD_COMMAND; | |
158 | break; | |
159 | ||
160 | default: | |
161 | printf("%s: unknown ctrl %#x\n", __FUNCTION__, ctrl); | |
162 | } | |
163 | ||
164 | if (ctrl & NAND_NCE) | |
165 | state |= FPGA_NAND_ENABLE; | |
fd51b0e0 | 166 | } |
68cf19aa SW |
167 | |
168 | if (cmd != NAND_CMD_NONE) | |
169de905 | 169 | sc_nand_write_byte(mtdinfo, cmd); |
fd51b0e0 SP |
170 | } |
171 | ||
172 | int board_nand_init(struct nand_chip *nand) | |
173 | { | |
169de905 | 174 | nand->cmd_ctrl = sc_nand_hwcontrol; |
68cf19aa | 175 | nand->ecc.mode = NAND_ECC_SOFT; |
169de905 MV |
176 | nand->dev_ready = sc_nand_device_ready; |
177 | nand->read_byte = sc_nand_read_byte; | |
178 | nand->read_word = sc_nand_read_word; | |
179 | nand->write_buf = sc_nand_write_buf; | |
180 | nand->read_buf = sc_nand_read_buf; | |
ff94bc40 | 181 | #if defined(CONFIG_MTD_NAND_VERIFY_WRITE) |
169de905 | 182 | nand->verify_buf = sc_nand_verify_buf; |
ff94bc40 | 183 | #endif |
fd51b0e0 SP |
184 | |
185 | return 0; | |
186 | } | |
187 | ||
188 | #endif |