]> git.ipfire.org Git - people/ms/u-boot.git/blame - configs/socfpga_sr1500_defconfig
configs: Re-sync with CONFIG_DISTRO_DEFAULTS
[people/ms/u-boot.git] / configs / socfpga_sr1500_defconfig
CommitLineData
ae9996c8
SR
1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
278b90ce 3CONFIG_SYS_TEXT_BASE=0x01000040
9b1b6d42 4CONFIG_SYS_MALLOC_F_LEN=0x2000
ae9996c8 5CONFIG_TARGET_SOCFPGA_SR1500=y
4edb9458 6CONFIG_SPL_STACK_R_ADDR=0x00800000
ae9996c8 7CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_sr1500"
fa2c1467 8CONFIG_DISTRO_DEFAULTS=y
c2ae7d82 9CONFIG_FIT=y
fa2c1467 10# CONFIG_USE_BOOTCOMMAND is not set
ef26d603 11CONFIG_SYS_CONSOLE_IS_IN_ENV=y
84f2a5d0 12CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
3505bc55 13CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
f3f3efff 14CONFIG_SYS_CONSOLE_INFO_QUIET=y
2681e78a 15CONFIG_DEFAULT_FDT_FILE="socfpga_cyclone5_sr1500.dtb"
c2ae7d82 16CONFIG_VERSION_VARIABLE=y
84351792 17# CONFIG_DISPLAY_BOARDINFO is not set
a5d67547 18CONFIG_BOARD_EARLY_INIT_F=y
ae9996c8 19CONFIG_SPL=y
aca5cd27 20CONFIG_SPL_SYS_MALLOC_SIMPLE=y
ae9996c8 21CONFIG_SPL_STACK_R=y
89cb2b5f
TR
22CONFIG_CMD_ASKENV=y
23CONFIG_CMD_GREPENV=y
78d1e1d0 24CONFIG_CMD_MEMTEST=y
ae9996c8 25# CONFIG_CMD_FLASH is not set
88663126
TR
26CONFIG_CMD_GPIO=y
27CONFIG_CMD_I2C=y
89cb2b5f 28CONFIG_CMD_MMC=y
78d1e1d0
TR
29CONFIG_CMD_SF=y
30CONFIG_CMD_SPI=y
89cb2b5f 31CONFIG_CMD_CACHE=y
78d1e1d0 32CONFIG_CMD_TIME=y
89cb2b5f 33CONFIG_CMD_EXT4_WRITE=y
43ede0bc
TR
34CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
35CONFIG_MTDPARTS_DEFAULT="mtdparts=ff705000.spi.0:1m(u-boot),256k(env1),256k(env2),14848k(boot),16m(rootfs),-@1536k(UBI)0"
8f2fe0c8 36CONFIG_CMD_UBI=y
5dc4dfd2 37CONFIG_ENV_IS_IN_SPI_FLASH=y
aca5cd27 38CONFIG_SPL_DM=y
4edb9458 39CONFIG_SPL_DM_SEQ_ALIAS=y
d1ec9461 40CONFIG_BOOTCOUNT_LIMIT=y
fa23ba1a 41CONFIG_FPGA_SOCFPGA=y
aca5cd27 42CONFIG_DM_GPIO=y
ae9996c8 43CONFIG_DWAPB_GPIO=y
4d5e9b39 44CONFIG_SYS_I2C_DW=y
4edb9458 45CONFIG_DM_MMC=y
55ed3b46 46CONFIG_MMC_DW=y
ae9996c8 47CONFIG_SPI_FLASH=y
adad96e6 48CONFIG_SPI_FLASH_BAR=y
93d9fc26 49CONFIG_SPI_FLASH_STMICRO=y
4edb9458 50# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
ae9996c8 51CONFIG_DM_ETH=y
1989374b 52CONFIG_PHY_GIGE=y
ae9996c8
SR
53CONFIG_ETH_DESIGNWARE=y
54CONFIG_SYS_NS16550=y
93d9fc26 55CONFIG_CADENCE_QSPI=y
bb597c0e 56CONFIG_USE_TINY_PRINTF=y