]> git.ipfire.org Git - people/ms/u-boot.git/blame - doc/README.zynq
rockchip: video: rk_vop: migrate to livetree
[people/ms/u-boot.git] / doc / README.zynq
CommitLineData
ba45a072
JT
1#
2# Xilinx ZYNQ U-Boot
3#
4# (C) Copyright 2013 Xilinx, Inc.
5#
6# SPDX-License-Identifier: GPL-2.0+
7#
8
91. About this
10
11This document describes the information about Xilinx Zynq U-Boot -
12like supported boards, ML status and TODO list.
13
142. Zynq boards
15
16Xilinx Zynq-7000 All Programmable SoCs enable extensive system level
17differentiation, integration, and flexibility through hardware, software,
18and I/O programmability.
19
9bd53b62
MY
20* zc702 (single qspi, gem0, mmc) [1]
21* zc706 (dual parallel qspi, gem0, mmc) [2]
ba45a072
JT
22* zed (single qspi, gem0, mmc) [3]
23* microzed (single qspi, gem0, mmc) [4]
24* zc770
25 - zc770-xm010 (single qspi, gem0, mmc)
26 - zc770-xm011 (8 or 16 bit nand)
27 - zc770-xm012 (nor)
28 - zc770-xm013 (dual parallel qspi, gem1)
29
10a147bc
JT
303. Building
31
9bd53b62
MY
32 ex. configure and build for zc702 board
33 $ make zynq_zc702_config
10a147bc
JT
34 $ make
35
10a147bc 364. Bootmode
b3de9249
JT
37
38Zynq has a facility to read the bootmode from the slcr bootmode register
39once user is setting through jumpers on the board - see page no:1546 on [5]
40
41All possible bootmode values are defined in Table 6-2:Boot_Mode MIO Pins
42on [5].
43
44board_late_init() will read the bootmode values using slcr bootmode register
45at runtime and assign the modeboot variable to specific bootmode string which
46is intern used in autoboot.
47
48SLCR bootmode register Bit[3:0] values
49#define ZYNQ_BM_NOR 0x02
50#define ZYNQ_BM_SD 0x05
51#define ZYNQ_BM_JTAG 0x0
52
53"modeboot" variable can assign any of "norboot", "sdboot" or "jtagboot"
54bootmode strings at runtime.
55
10a147bc 565. Mainline status
ba45a072
JT
57
58- Added basic board configurations support.
59- Added zynq u-boot bsp code - arch/arm/cpu/armv7/zynq
546a496f 60- Added zynq boards named - zc70x, zed, microzed, zc770_xm010/xm011/xm012/xm013
ba45a072
JT
61- Added zynq drivers:
62 serial - drivers/serial/serial_zynq.c
63 net - drivers/net/zynq_gem.c
64 mmc - drivers/mmc/zynq_sdhci.c
fe3dfb23
EG
65 spi - drivers/spi/zynq_spi.c
66 qspi - drivers/spi/zynq_qspi.c
ba45a072 67 i2c - drivers/i2c/zynq_i2c.c
fe3dfb23 68 nand - drivers/mtd/nand/zynq_nand.c
10a147bc
JT
69- Done proper cleanups on board configurations
70- Added basic FDT support for zynq boards
71- d-cache support for zynq_gem.c
ba45a072 72
10a147bc 736. TODO
ba45a072 74
10a147bc 75- Add FDT support on individual drivers
ba45a072
JT
76
77[1] http://www.xilinx.com/products/boards-and-kits/EK-Z7-ZC702-G.htm
78[2] http://www.xilinx.com/products/boards-and-kits/EK-Z7-ZC706-G.htm
79[3] http://zedboard.org/product/zedboard
80[4] http://zedboard.org/product/microzed
b3de9249 81[5] http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf
ba45a072
JT
82
83--
84Jagannadha Sutradharudu Teki <jaganna@xilinx.com>
85Sun Dec 15 14:52:41 IST 2013