]> git.ipfire.org Git - people/ms/u-boot.git/blame - drivers/net/fm/init.c
powerpc/mpc85xx: Fix DDR TLB mapping leftover
[people/ms/u-boot.git] / drivers / net / fm / init.c
CommitLineData
c916d7c9
KG
1/*
2 * Copyright 2011 Freescale Semiconductor, Inc.
3 *
1a459660 4 * SPDX-License-Identifier: GPL-2.0+
c916d7c9
KG
5 */
6#include <common.h>
7#include <asm/io.h>
8#include <asm/fsl_serdes.h>
93f26f13 9#include <fsl_mdio.h>
c916d7c9
KG
10
11#include "fm.h"
12
13struct fm_eth_info fm_info[] = {
14#if (CONFIG_SYS_NUM_FM1_DTSEC >= 1)
15 FM_DTSEC_INFO_INITIALIZER(1, 1),
16#endif
17#if (CONFIG_SYS_NUM_FM1_DTSEC >= 2)
18 FM_DTSEC_INFO_INITIALIZER(1, 2),
19#endif
20#if (CONFIG_SYS_NUM_FM1_DTSEC >= 3)
21 FM_DTSEC_INFO_INITIALIZER(1, 3),
22#endif
23#if (CONFIG_SYS_NUM_FM1_DTSEC >= 4)
24 FM_DTSEC_INFO_INITIALIZER(1, 4),
25#endif
26#if (CONFIG_SYS_NUM_FM1_DTSEC >= 5)
27 FM_DTSEC_INFO_INITIALIZER(1, 5),
28#endif
9e758758
YS
29#if (CONFIG_SYS_NUM_FM1_DTSEC >= 6)
30 FM_DTSEC_INFO_INITIALIZER(1, 6),
31#endif
32#if (CONFIG_SYS_NUM_FM1_DTSEC >= 7)
33 FM_DTSEC_INFO_INITIALIZER(1, 9),
34#endif
35#if (CONFIG_SYS_NUM_FM1_DTSEC >= 8)
36 FM_DTSEC_INFO_INITIALIZER(1, 10),
37#endif
c916d7c9
KG
38#if (CONFIG_SYS_NUM_FM2_DTSEC >= 1)
39 FM_DTSEC_INFO_INITIALIZER(2, 1),
40#endif
41#if (CONFIG_SYS_NUM_FM2_DTSEC >= 2)
42 FM_DTSEC_INFO_INITIALIZER(2, 2),
43#endif
44#if (CONFIG_SYS_NUM_FM2_DTSEC >= 3)
45 FM_DTSEC_INFO_INITIALIZER(2, 3),
46#endif
47#if (CONFIG_SYS_NUM_FM2_DTSEC >= 4)
48 FM_DTSEC_INFO_INITIALIZER(2, 4),
49#endif
99abf7de
TT
50#if (CONFIG_SYS_NUM_FM2_DTSEC >= 5)
51 FM_DTSEC_INFO_INITIALIZER(2, 5),
52#endif
9e758758
YS
53#if (CONFIG_SYS_NUM_FM2_DTSEC >= 6)
54 FM_DTSEC_INFO_INITIALIZER(2, 6),
55#endif
56#if (CONFIG_SYS_NUM_FM2_DTSEC >= 7)
57 FM_DTSEC_INFO_INITIALIZER(2, 9),
58#endif
59#if (CONFIG_SYS_NUM_FM2_DTSEC >= 8)
60 FM_DTSEC_INFO_INITIALIZER(2, 10),
61#endif
c916d7c9
KG
62#if (CONFIG_SYS_NUM_FM1_10GEC >= 1)
63 FM_TGEC_INFO_INITIALIZER(1, 1),
64#endif
944b6ccf
SX
65#if (CONFIG_SYS_NUM_FM1_10GEC >= 2)
66 FM_TGEC_INFO_INITIALIZER(1, 2),
67#endif
82a55c1e
SL
68#if (CONFIG_SYS_NUM_FM1_10GEC >= 3)
69 FM_TGEC_INFO_INITIALIZER2(1, 3),
70#endif
71#if (CONFIG_SYS_NUM_FM1_10GEC >= 4)
72 FM_TGEC_INFO_INITIALIZER2(1, 4),
73#endif
c916d7c9
KG
74#if (CONFIG_SYS_NUM_FM2_10GEC >= 1)
75 FM_TGEC_INFO_INITIALIZER(2, 1),
76#endif
944b6ccf
SX
77#if (CONFIG_SYS_NUM_FM2_10GEC >= 2)
78 FM_TGEC_INFO_INITIALIZER(2, 2),
79#endif
c916d7c9
KG
80};
81
82int fm_standard_init(bd_t *bis)
83{
84 int i;
85 struct ccsr_fman *reg;
86
87 reg = (void *)CONFIG_SYS_FSL_FM1_ADDR;
88 if (fm_init_common(0, reg))
89 return 0;
90
91 for (i = 0; i < ARRAY_SIZE(fm_info); i++) {
92 if ((fm_info[i].enabled) && (fm_info[i].index == 1))
93 fm_eth_initialize(reg, &fm_info[i]);
94 }
95
96#if (CONFIG_SYS_NUM_FMAN == 2)
97 reg = (void *)CONFIG_SYS_FSL_FM2_ADDR;
98 if (fm_init_common(1, reg))
99 return 0;
100
101 for (i = 0; i < ARRAY_SIZE(fm_info); i++) {
102 if ((fm_info[i].enabled) && (fm_info[i].index == 2))
103 fm_eth_initialize(reg, &fm_info[i]);
104 }
105#endif
106
107 return 1;
108}
109
110/* simple linear search to map from port to array index */
111static int fm_port_to_index(enum fm_port port)
112{
113 int i;
114
115 for (i = 0; i < ARRAY_SIZE(fm_info); i++) {
116 if (fm_info[i].port == port)
117 return i;
118 }
119
120 return -1;
121}
122
123/*
124 * Determine if an interface is actually active based on HW config
125 * we expect fman_port_enet_if() to report PHY_INTERFACE_MODE_NONE if
126 * the interface is not active based on HW cfg of the SoC
127 */
128void fman_enet_init(void)
129{
130 int i;
131
132 for (i = 0; i < ARRAY_SIZE(fm_info); i++) {
133 phy_interface_t enet_if;
134
135 enet_if = fman_port_enet_if(fm_info[i].port);
136 if (enet_if != PHY_INTERFACE_MODE_NONE) {
137 fm_info[i].enabled = 1;
138 fm_info[i].enet_if = enet_if;
139 } else {
140 fm_info[i].enabled = 0;
141 }
142 }
143
144 return ;
145}
146
69a85242
KG
147void fm_disable_port(enum fm_port port)
148{
149 int i = fm_port_to_index(port);
150
1155d8d8
RMC
151 if (i == -1)
152 return;
153
69a85242
KG
154 fm_info[i].enabled = 0;
155 fman_disable_port(port);
156}
157
f51d3b71
VL
158void fm_enable_port(enum fm_port port)
159{
160 int i = fm_port_to_index(port);
161
1155d8d8
RMC
162 if (i == -1)
163 return;
164
f51d3b71
VL
165 fm_info[i].enabled = 1;
166 fman_enable_port(port);
167}
168
c916d7c9
KG
169void fm_info_set_mdio(enum fm_port port, struct mii_dev *bus)
170{
171 int i = fm_port_to_index(port);
172
173 if (i == -1)
174 return;
175
176 fm_info[i].bus = bus;
177}
178
179void fm_info_set_phy_address(enum fm_port port, int address)
180{
181 int i = fm_port_to_index(port);
182
183 if (i == -1)
184 return;
185
186 fm_info[i].phy_addr = address;
187}
188
ae2291fb
TT
189/*
190 * Returns the PHY address for a given Fman port
191 *
192 * The port must be set via a prior call to fm_info_set_phy_address().
193 * A negative error code is returned if the port is invalid.
194 */
195int fm_info_get_phy_address(enum fm_port port)
196{
197 int i = fm_port_to_index(port);
198
199 if (i == -1)
200 return -1;
201
202 return fm_info[i].phy_addr;
203}
204
c916d7c9
KG
205/*
206 * Returns the type of the data interface between the given MAC and its PHY.
207 * This is typically determined by the RCW.
208 */
209phy_interface_t fm_info_get_enet_if(enum fm_port port)
210{
211 int i = fm_port_to_index(port);
212
213 if (i == -1)
214 return PHY_INTERFACE_MODE_NONE;
215
216 if (fm_info[i].enabled)
217 return fm_info[i].enet_if;
218
219 return PHY_INTERFACE_MODE_NONE;
220}
221
222static void
223__def_board_ft_fman_fixup_port(void *blob, char * prop, phys_addr_t pa,
224 enum fm_port port, int offset)
225{
226 return ;
227}
228
229void board_ft_fman_fixup_port(void *blob, char * prop, phys_addr_t pa,
230 enum fm_port port, int offset)
231 __attribute__((weak, alias("__def_board_ft_fman_fixup_port")));
232
233static void ft_fixup_port(void *blob, struct fm_eth_info *info, char *prop)
234{
4376b4c0
TT
235 int off;
236 uint32_t ph;
c916d7c9 237 phys_addr_t paddr = CONFIG_SYS_CCSRBAR_PHYS + info->compat_offset;
e81c0aba
KG
238 u64 dtsec1_addr = (u64)CONFIG_SYS_CCSRBAR_PHYS +
239 CONFIG_SYS_FSL_FM1_DTSEC1_OFFSET;
c916d7c9
KG
240
241 off = fdt_node_offset_by_compat_reg(blob, prop, paddr);
242
243 if (info->enabled) {
244 fdt_fixup_phy_connection(blob, off, info->enet_if);
245 board_ft_fman_fixup_port(blob, prop, paddr, info->port, off);
246 return ;
247 }
248
ae8a5d10
SL
249#ifdef CONFIG_SYS_FMAN_V3
250 /*
251 * Physically FM1_DTSEC9 and FM1_10GEC1 use the same dual-role MAC, when
252 * FM1_10GEC1 is enabled and FM1_DTSEC9 is disabled, ensure that the
253 * dual-role MAC is not disabled, ditto for other dual-role MACs.
254 */
82a55c1e
SL
255 if (((info->port == FM1_DTSEC9) && (PORT_IS_ENABLED(FM1_10GEC1))) ||
256 ((info->port == FM1_DTSEC10) && (PORT_IS_ENABLED(FM1_10GEC2))) ||
cc19c25e 257 ((info->port == FM1_DTSEC1) && (PORT_IS_ENABLED(FM1_10GEC1))) ||
82a55c1e
SL
258 ((info->port == FM1_DTSEC1) && (PORT_IS_ENABLED(FM1_10GEC3))) ||
259 ((info->port == FM1_DTSEC2) && (PORT_IS_ENABLED(FM1_10GEC4))) ||
cc19c25e 260 ((info->port == FM1_10GEC1) && (PORT_IS_ENABLED(FM1_DTSEC1))) ||
82a55c1e
SL
261 ((info->port == FM1_10GEC1) && (PORT_IS_ENABLED(FM1_DTSEC9))) ||
262 ((info->port == FM1_10GEC2) && (PORT_IS_ENABLED(FM1_DTSEC10))) ||
263 ((info->port == FM1_10GEC3) && (PORT_IS_ENABLED(FM1_DTSEC1))) ||
264 ((info->port == FM1_10GEC4) && (PORT_IS_ENABLED(FM1_DTSEC2)))
ae8a5d10
SL
265#if (CONFIG_SYS_NUM_FMAN == 2)
266 ||
267 ((info->port == FM2_DTSEC9) && (PORT_IS_ENABLED(FM2_10GEC1))) ||
268 ((info->port == FM2_DTSEC10) && (PORT_IS_ENABLED(FM2_10GEC2))) ||
269 ((info->port == FM2_10GEC1) && (PORT_IS_ENABLED(FM2_DTSEC9))) ||
270 ((info->port == FM2_10GEC2) && (PORT_IS_ENABLED(FM2_DTSEC10)))
271#endif
272 )
273 return;
274#endif
c916d7c9
KG
275 /* board code might have caused offset to change */
276 off = fdt_node_offset_by_compat_reg(blob, prop, paddr);
277
e81c0aba 278 /* Don't disable FM1-DTSEC1 MAC as its used for MDIO */
4376b4c0
TT
279 if (paddr != dtsec1_addr)
280 fdt_status_disabled(blob, off); /* disable the MAC node */
c916d7c9 281
4376b4c0 282 /* disable the fsl,dpa-ethernet node that points to the MAC */
c916d7c9
KG
283 ph = fdt_get_phandle(blob, off);
284 do_fixup_by_prop(blob, "fsl,fman-mac", &ph, sizeof(ph),
285 "status", "disabled", strlen("disabled") + 1, 1);
286}
287
288void fdt_fixup_fman_ethernet(void *blob)
289{
290 int i;
291
ae8a5d10 292#ifdef CONFIG_SYS_FMAN_V3
4399434f 293 for (i = 0; i < ARRAY_SIZE(fm_info); i++)
ae8a5d10
SL
294 ft_fixup_port(blob, &fm_info[i], "fsl,fman-memac");
295#else
c916d7c9
KG
296 for (i = 0; i < ARRAY_SIZE(fm_info); i++) {
297 if (fm_info[i].type == FM_ETH_1G_E)
298 ft_fixup_port(blob, &fm_info[i], "fsl,fman-1g-mac");
299 else
300 ft_fixup_port(blob, &fm_info[i], "fsl,fman-10g-mac");
301 }
ae8a5d10 302#endif
c916d7c9 303}
ffee1dde
ZQ
304
305/*QSGMII Riser Card can work in SGMII mode, but the PHY address is different.
306 *This function scans which Riser Card being used(QSGMII or SGMII Riser Card),
307 *then set the correct PHY address
308 */
309void set_sgmii_phy(struct mii_dev *bus, enum fm_port base_port,
310 unsigned int port_num, int phy_base_addr)
311{
312 unsigned int regnum = 0;
313 int qsgmii;
314 int i;
315 int phy_real_addr;
316
317 qsgmii = is_qsgmii_riser_card(bus, phy_base_addr, port_num, regnum);
318
319 if (!qsgmii)
320 return;
321
322 for (i = base_port; i < base_port + port_num; i++) {
323 if (fm_info_get_enet_if(i) == PHY_INTERFACE_MODE_SGMII) {
324 phy_real_addr = phy_base_addr + i - base_port;
325 fm_info_set_phy_address(i, phy_real_addr);
326 }
327 }
328}
329
330/*to check whether qsgmii riser card is used*/
331int is_qsgmii_riser_card(struct mii_dev *bus, int phy_base_addr,
332 unsigned int port_num, unsigned regnum)
333{
334 int i;
335 int val;
336
337 if (!bus)
338 return 0;
339
340 for (i = phy_base_addr; i < phy_base_addr + port_num; i++) {
341 val = bus->read(bus, i, MDIO_DEVAD_NONE, regnum);
342 if (val != MIIM_TIMEOUT)
343 return 1;
344 }
345
346 return 0;
347}