]>
Commit | Line | Data |
---|---|---|
7f368553 | 1 | /* |
4e3d8406 MY |
2 | * Copyright (C) 2012-2015 Panasonic Corporation |
3 | * Copyright (C) 2015-2016 Socionext Inc. | |
4 | * Author: Masahiro Yamada <yamada.masahiro@socionext.com> | |
7f368553 | 5 | * |
7f368553 MY |
6 | * SPDX-License-Identifier: GPL-2.0+ |
7 | */ | |
8 | ||
4af0d7e8 | 9 | #include <common.h> |
9d922450 | 10 | #include <dm.h> |
f6e7f07c | 11 | #include <linux/io.h> |
325b708a | 12 | #include <linux/serial_reg.h> |
b37a1cce | 13 | #include <linux/sizes.h> |
1221ce45 | 14 | #include <linux/errno.h> |
7f368553 | 15 | #include <serial.h> |
625177d2 | 16 | #include <fdtdec.h> |
7f368553 | 17 | |
7f368553 MY |
18 | /* |
19 | * Note: Register map is slightly different from that of 16550. | |
20 | */ | |
21 | struct uniphier_serial { | |
d0c47b3e MY |
22 | u32 rx; /* In: Receive buffer */ |
23 | #define tx rx /* Out: Transmit buffer */ | |
24 | u32 ier; /* Interrupt Enable Register */ | |
25 | u32 iir; /* In: Interrupt ID Register */ | |
26 | u32 char_fcr; /* Charactor / FIFO Control Register */ | |
27 | u32 lcr_mcr; /* Line/Modem Control Register */ | |
28 | #define LCR_SHIFT 8 | |
29 | #define LCR_MASK (0xff << (LCR_SHIFT)) | |
30 | u32 lsr; /* In: Line Status Register */ | |
31 | u32 msr; /* In: Modem Status Register */ | |
32 | u32 __rsv0; | |
33 | u32 __rsv1; | |
34 | u32 dlr; /* Divisor Latch Register */ | |
7f368553 MY |
35 | }; |
36 | ||
d064cbff MY |
37 | struct uniphier_serial_private_data { |
38 | struct uniphier_serial __iomem *membase; | |
6d99cfae | 39 | unsigned int uartclk; |
d064cbff MY |
40 | }; |
41 | ||
42 | #define uniphier_serial_port(dev) \ | |
43 | ((struct uniphier_serial_private_data *)dev_get_priv(dev))->membase | |
7f368553 | 44 | |
d9bc8fd1 | 45 | static int uniphier_serial_setbrg(struct udevice *dev, int baudrate) |
7f368553 | 46 | { |
6d99cfae | 47 | struct uniphier_serial_private_data *priv = dev_get_priv(dev); |
d064cbff | 48 | struct uniphier_serial __iomem *port = uniphier_serial_port(dev); |
7f368553 MY |
49 | const unsigned int mode_x_div = 16; |
50 | unsigned int divisor; | |
7f368553 | 51 | |
6d99cfae | 52 | divisor = DIV_ROUND_CLOSEST(priv->uartclk, mode_x_div * baudrate); |
7f368553 | 53 | |
d0c47b3e | 54 | writel(divisor, &port->dlr); |
7f368553 | 55 | |
d064cbff | 56 | return 0; |
7f368553 MY |
57 | } |
58 | ||
d064cbff | 59 | static int uniphier_serial_getc(struct udevice *dev) |
7f368553 | 60 | { |
d064cbff | 61 | struct uniphier_serial __iomem *port = uniphier_serial_port(dev); |
7f368553 | 62 | |
d0c47b3e | 63 | if (!(readl(&port->lsr) & UART_LSR_DR)) |
d064cbff | 64 | return -EAGAIN; |
7f368553 | 65 | |
d0c47b3e | 66 | return readl(&port->rx); |
7f368553 MY |
67 | } |
68 | ||
d064cbff | 69 | static int uniphier_serial_putc(struct udevice *dev, const char c) |
7f368553 | 70 | { |
d064cbff | 71 | struct uniphier_serial __iomem *port = uniphier_serial_port(dev); |
7f368553 | 72 | |
d0c47b3e | 73 | if (!(readl(&port->lsr) & UART_LSR_THRE)) |
d064cbff | 74 | return -EAGAIN; |
7f368553 | 75 | |
d0c47b3e | 76 | writel(c, &port->tx); |
d064cbff MY |
77 | |
78 | return 0; | |
7f368553 MY |
79 | } |
80 | ||
bb72148b MY |
81 | static int uniphier_serial_pending(struct udevice *dev, bool input) |
82 | { | |
83 | struct uniphier_serial __iomem *port = uniphier_serial_port(dev); | |
84 | ||
85 | if (input) | |
d0c47b3e | 86 | return readl(&port->lsr) & UART_LSR_DR; |
bb72148b | 87 | else |
d0c47b3e | 88 | return !(readl(&port->lsr) & UART_LSR_THRE); |
bb72148b MY |
89 | } |
90 | ||
d9bc8fd1 | 91 | static int uniphier_serial_probe(struct udevice *dev) |
d064cbff | 92 | { |
6d99cfae | 93 | DECLARE_GLOBAL_DATA_PTR; |
d064cbff | 94 | struct uniphier_serial_private_data *priv = dev_get_priv(dev); |
099cf77c | 95 | struct uniphier_serial __iomem *port; |
6d99cfae | 96 | fdt_addr_t base; |
6d99cfae | 97 | u32 tmp; |
7f368553 | 98 | |
a821c4af | 99 | base = devfdt_get_addr(dev); |
b37a1cce MY |
100 | if (base == FDT_ADDR_T_NONE) |
101 | return -EINVAL; | |
6d99cfae | 102 | |
4e3d8406 | 103 | port = devm_ioremap(dev, base, SZ_64); |
099cf77c | 104 | if (!port) |
d064cbff | 105 | return -ENOMEM; |
7f368553 | 106 | |
099cf77c MY |
107 | priv->membase = port; |
108 | ||
e160f7d4 | 109 | priv->uartclk = fdtdec_get_int(gd->fdt_blob, dev_of_offset(dev), |
6d99cfae MY |
110 | "clock-frequency", 0); |
111 | ||
099cf77c MY |
112 | tmp = readl(&port->lcr_mcr); |
113 | tmp &= ~LCR_MASK; | |
114 | tmp |= UART_LCR_WLEN8 << LCR_SHIFT; | |
115 | writel(tmp, &port->lcr_mcr); | |
116 | ||
d064cbff MY |
117 | return 0; |
118 | } | |
119 | ||
625177d2 | 120 | static const struct udevice_id uniphier_uart_of_match[] = { |
6462cded MY |
121 | { .compatible = "socionext,uniphier-uart" }, |
122 | { /* sentinel */ } | |
d064cbff MY |
123 | }; |
124 | ||
d064cbff MY |
125 | static const struct dm_serial_ops uniphier_serial_ops = { |
126 | .setbrg = uniphier_serial_setbrg, | |
127 | .getc = uniphier_serial_getc, | |
128 | .putc = uniphier_serial_putc, | |
bb72148b | 129 | .pending = uniphier_serial_pending, |
d064cbff MY |
130 | }; |
131 | ||
132 | U_BOOT_DRIVER(uniphier_serial) = { | |
6d99cfae | 133 | .name = "uniphier-uart", |
d064cbff | 134 | .id = UCLASS_SERIAL, |
6d99cfae | 135 | .of_match = uniphier_uart_of_match, |
d064cbff | 136 | .probe = uniphier_serial_probe, |
d064cbff | 137 | .priv_auto_alloc_size = sizeof(struct uniphier_serial_private_data), |
d064cbff | 138 | .ops = &uniphier_serial_ops, |
d064cbff | 139 | }; |