]> git.ipfire.org Git - people/ms/u-boot.git/blame - drivers/timer/timer-uclass.c
dm: core: Replace of_offset with accessor
[people/ms/u-boot.git] / drivers / timer / timer-uclass.c
CommitLineData
c8a7ba9e
TC
1/*
2 * Copyright (C) 2015 Thomas Chou <thomas@wytron.com.tw>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#include <common.h>
8#include <dm.h>
c8336975
M
9#include <dm/lists.h>
10#include <dm/device-internal.h>
a5acafb2 11#include <clk.h>
c8a7ba9e
TC
12#include <errno.h>
13#include <timer.h>
14
579eb5a0
BM
15DECLARE_GLOBAL_DATA_PTR;
16
c8a7ba9e 17/*
435ae76e 18 * Implement a timer uclass to work with lib/time.c. The timer is usually
9ca07ebb 19 * a 32/64 bits free-running up counter. The get_rate() method is used to get
c8a7ba9e 20 * the input clock frequency of the timer. The get_count() method is used
9ca07ebb 21 * to get the current 64 bits count value. If the hardware is counting down,
c8a7ba9e
TC
22 * the value should be inversed inside the method. There may be no real
23 * tick, and no timer interrupt.
24 */
25
4f051824 26int notrace timer_get_count(struct udevice *dev, u64 *count)
c8a7ba9e
TC
27{
28 const struct timer_ops *ops = device_get_ops(dev);
29
30 if (!ops->get_count)
31 return -ENOSYS;
32
33 return ops->get_count(dev, count);
34}
35
4f051824 36unsigned long notrace timer_get_rate(struct udevice *dev)
c8a7ba9e 37{
4f051824 38 struct timer_dev_priv *uc_priv = dev->uclass_priv;
c8a7ba9e
TC
39
40 return uc_priv->clock_rate;
41}
42
579eb5a0
BM
43static int timer_pre_probe(struct udevice *dev)
44{
45 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
a5acafb2
ZV
46 struct clk timer_clk;
47 int err;
48 ulong ret;
579eb5a0 49
a5acafb2
ZV
50 err = clk_get_by_index(dev, 0, &timer_clk);
51 if (!err) {
52 ret = clk_get_rate(&timer_clk);
53 if (IS_ERR_VALUE(ret))
54 return ret;
55 uc_priv->clock_rate = ret;
56 } else
57 uc_priv->clock_rate = fdtdec_get_int(gd->fdt_blob,
e160f7d4 58 dev_of_offset(dev), "clock-frequency", 0);
579eb5a0
BM
59
60 return 0;
61}
62
0a7edce0
SW
63static int timer_post_probe(struct udevice *dev)
64{
65 struct timer_dev_priv *uc_priv = dev_get_uclass_priv(dev);
66
67 if (!uc_priv->clock_rate)
68 return -EINVAL;
69
70 return 0;
71}
72
9ca07ebb
BM
73u64 timer_conv_64(u32 count)
74{
75 /* increment tbh if tbl has rolled over */
76 if (count < gd->timebase_l)
77 gd->timebase_h++;
78 gd->timebase_l = count;
79 return ((u64)gd->timebase_h << 32) | gd->timebase_l;
80}
81
c8336975
M
82int notrace dm_timer_init(void)
83{
84 const void *blob = gd->fdt_blob;
85 struct udevice *dev = NULL;
86 int node;
87 int ret;
88
89 if (gd->timer)
90 return 0;
91
92 /* Check for a chosen timer to be used for tick */
93 node = fdtdec_get_chosen_node(blob, "tick-timer");
94 if (node < 0) {
95 /* No chosen timer, trying first available timer */
3f603cbb 96 ret = uclass_first_device_err(UCLASS_TIMER, &dev);
c8336975
M
97 if (ret)
98 return ret;
c8336975
M
99 } else {
100 if (uclass_get_device_by_of_offset(UCLASS_TIMER, node, &dev)) {
101 /*
102 * If the timer is not marked to be bound before
103 * relocation, bind it anyway.
104 */
105 if (node > 0 &&
106 !lists_bind_fdt(gd->dm_root, blob, node, &dev)) {
107 ret = device_probe(dev);
108 if (ret)
109 return ret;
110 }
111 }
112 }
113
114 if (dev) {
115 gd->timer = dev;
116 return 0;
117 }
118
119 return -ENODEV;
120}
121
c8a7ba9e
TC
122UCLASS_DRIVER(timer) = {
123 .id = UCLASS_TIMER,
124 .name = "timer",
579eb5a0 125 .pre_probe = timer_pre_probe,
a5d80113 126 .flags = DM_UC_FLAG_SEQ_ALIAS,
0a7edce0 127 .post_probe = timer_post_probe,
c8a7ba9e
TC
128 .per_device_auto_alloc_size = sizeof(struct timer_dev_priv),
129};