]>
Commit | Line | Data |
---|---|---|
a1436a84 TL |
1 | /* |
2 | * Copyright (C) 2004-2007 Freescale Semiconductor, Inc. | |
3 | * Hayden Fraser (Hayden.Fraser@freescale.com) | |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
a1436a84 TL |
6 | */ |
7 | ||
8 | #ifndef _M5253EVBE_H | |
9 | #define _M5253EVBE_H | |
10 | ||
a1436a84 TL |
11 | #define CONFIG_M5253EVBE /* define board type */ |
12 | ||
13 | #define CONFIG_MCFTMR | |
14 | ||
15 | #define CONFIG_MCFUART | |
6d0f6bcf | 16 | #define CONFIG_SYS_UART_PORT (0) |
80ba61fd | 17 | #define CONFIG_BAUDRATE 115200 |
a1436a84 TL |
18 | |
19 | #undef CONFIG_WATCHDOG /* disable watchdog */ | |
20 | ||
21 | #define CONFIG_BOOTDELAY 5 | |
22 | ||
23 | /* Configuration for environment | |
24 | * Environment is embedded in u-boot in the second sector of the flash | |
25 | */ | |
26 | #ifndef CONFIG_MONITOR_IS_IN_RAM | |
0e8d1586 JCPV |
27 | #define CONFIG_ENV_OFFSET 0x4000 |
28 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
5a1aceb0 | 29 | #define CONFIG_ENV_IS_IN_FLASH 1 |
a1436a84 | 30 | #else |
0e8d1586 JCPV |
31 | #define CONFIG_ENV_ADDR 0xffe04000 |
32 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
5a1aceb0 | 33 | #define CONFIG_ENV_IS_IN_FLASH 1 |
a1436a84 TL |
34 | #endif |
35 | ||
5296cb1d | 36 | #define LDS_BOARD_TEXT \ |
37 | . = DEFINED(env_offset) ? env_offset : .; \ | |
38 | common/env_embedded.o (.text) | |
39 | ||
a1436a84 TL |
40 | /* |
41 | * BOOTP options | |
42 | */ | |
43 | #undef CONFIG_BOOTP_BOOTFILESIZE | |
44 | #undef CONFIG_BOOTP_BOOTPATH | |
45 | #undef CONFIG_BOOTP_GATEWAY | |
46 | #undef CONFIG_BOOTP_HOSTNAME | |
47 | ||
48 | /* | |
49 | * Command line configuration. | |
50 | */ | |
a1436a84 | 51 | #define CONFIG_CMD_IDE |
a1436a84 TL |
52 | |
53 | /* ATA */ | |
54 | #define CONFIG_DOS_PARTITION | |
55 | #define CONFIG_MAC_PARTITION | |
56 | #define CONFIG_IDE_RESET 1 | |
57 | #define CONFIG_IDE_PREINIT 1 | |
58 | #define CONFIG_ATAPI | |
59 | #undef CONFIG_LBA48 | |
60 | ||
6d0f6bcf JCPV |
61 | #define CONFIG_SYS_IDE_MAXBUS 1 |
62 | #define CONFIG_SYS_IDE_MAXDEVICE 2 | |
a1436a84 | 63 | |
6d0f6bcf JCPV |
64 | #define CONFIG_SYS_ATA_BASE_ADDR (CONFIG_SYS_MBAR2 + 0x800) |
65 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0 | |
a1436a84 | 66 | |
6d0f6bcf JCPV |
67 | #define CONFIG_SYS_ATA_DATA_OFFSET 0xA0 /* Offset for data I/O */ |
68 | #define CONFIG_SYS_ATA_REG_OFFSET 0xA0 /* Offset for normal register accesses */ | |
69 | #define CONFIG_SYS_ATA_ALT_OFFSET 0xC0 /* Offset for alternate registers */ | |
70 | #define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */ | |
a1436a84 | 71 | |
6d0f6bcf | 72 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
a1436a84 TL |
73 | |
74 | #if defined(CONFIG_CMD_KGDB) | |
6d0f6bcf | 75 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
a1436a84 | 76 | #else |
6d0f6bcf | 77 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
a1436a84 | 78 | #endif |
6d0f6bcf JCPV |
79 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
80 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
81 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
a1436a84 | 82 | |
6d0f6bcf | 83 | #define CONFIG_SYS_LOAD_ADDR 0x00100000 |
a1436a84 | 84 | |
6d0f6bcf JCPV |
85 | #define CONFIG_SYS_MEMTEST_START 0x400 |
86 | #define CONFIG_SYS_MEMTEST_END 0x380000 | |
a1436a84 | 87 | |
6d0f6bcf JCPV |
88 | #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */ |
89 | #define CONFIG_SYS_FAST_CLK | |
90 | #ifdef CONFIG_SYS_FAST_CLK | |
91 | # define CONFIG_SYS_PLLCR 0x1243E054 | |
92 | # define CONFIG_SYS_CLK 140000000 | |
a1436a84 | 93 | #else |
6d0f6bcf JCPV |
94 | # define CONFIG_SYS_PLLCR 0x135a4140 |
95 | # define CONFIG_SYS_CLK 70000000 | |
a1436a84 TL |
96 | #endif |
97 | ||
98 | /* | |
99 | * Low Level Configuration Settings | |
100 | * (address mappings, register initial values, etc.) | |
101 | * You should know what you are doing if you make changes here. | |
102 | */ | |
103 | ||
6d0f6bcf JCPV |
104 | #define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */ |
105 | #define CONFIG_SYS_MBAR2 0x80000000 /* Module Base Addrs 2 */ | |
a1436a84 TL |
106 | |
107 | /* | |
108 | * Definitions for initial stack pointer and data area (in DPRAM) | |
109 | */ | |
6d0f6bcf | 110 | #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000 |
553f0982 | 111 | #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */ |
25ddd1fb | 112 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 113 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
a1436a84 TL |
114 | |
115 | /* | |
116 | * Start addresses for the final memory configuration | |
117 | * (Set up by the startup code) | |
6d0f6bcf | 118 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
a1436a84 | 119 | */ |
6d0f6bcf JCPV |
120 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
121 | #define CONFIG_SYS_SDRAM_SIZE 8 /* SDRAM size in MB */ | |
a1436a84 TL |
122 | |
123 | #ifdef CONFIG_MONITOR_IS_IN_RAM | |
6d0f6bcf | 124 | #define CONFIG_SYS_MONITOR_BASE 0x20000 |
a1436a84 | 125 | #else |
6d0f6bcf | 126 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) |
a1436a84 TL |
127 | #endif |
128 | ||
6d0f6bcf JCPV |
129 | #define CONFIG_SYS_MONITOR_LEN 0x40000 |
130 | #define CONFIG_SYS_MALLOC_LEN (256 << 10) | |
131 | #define CONFIG_SYS_BOOTPARAMS_LEN (64*1024) | |
a1436a84 TL |
132 | |
133 | /* | |
134 | * For booting Linux, the board info and command line data | |
135 | * have to be in the first 8 MB of memory, since this is | |
136 | * the maximum mapped by the Linux kernel during initialization ?? | |
137 | */ | |
6d0f6bcf | 138 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20)) |
d6e4baf4 | 139 | #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20) |
a1436a84 TL |
140 | |
141 | /* FLASH organization */ | |
012522fe | 142 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_CS0_BASE |
6d0f6bcf JCPV |
143 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
144 | #define CONFIG_SYS_MAX_FLASH_SECT 35 /* max number of sectors on one chip */ | |
145 | #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
a1436a84 | 146 | |
6d0f6bcf | 147 | #define CONFIG_SYS_FLASH_CFI 1 |
00b1883a | 148 | #define CONFIG_FLASH_CFI_DRIVER 1 |
6d0f6bcf JCPV |
149 | #define CONFIG_SYS_FLASH_SIZE 0x200000 |
150 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT | |
a1436a84 TL |
151 | |
152 | /* Cache Configuration */ | |
6d0f6bcf | 153 | #define CONFIG_SYS_CACHELINE_SIZE 16 |
a1436a84 | 154 | |
dd9f054e | 155 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 156 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 157 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 158 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
159 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM) |
160 | #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_FLASH_BASE | \ | |
161 | CF_ADDRMASK(2) | \ | |
162 | CF_ACR_EN | CF_ACR_SM_ALL) | |
163 | #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \ | |
164 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
165 | CF_ACR_EN | CF_ACR_SM_ALL) | |
166 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \ | |
167 | CF_CACR_DBWE) | |
168 | ||
a1436a84 | 169 | /* Port configuration */ |
6d0f6bcf | 170 | #define CONFIG_SYS_FECI2C 0xF0 |
a1436a84 | 171 | |
012522fe TL |
172 | #define CONFIG_SYS_CS0_BASE 0xFFE00000 |
173 | #define CONFIG_SYS_CS0_MASK 0x001F0021 | |
174 | #define CONFIG_SYS_CS0_CTRL 0x00001D80 | |
a1436a84 TL |
175 | |
176 | /*----------------------------------------------------------------------- | |
177 | * Port configuration | |
178 | */ | |
6d0f6bcf JCPV |
179 | #define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */ |
180 | #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54 */ | |
181 | #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */ | |
182 | #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */ | |
183 | #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */ | |
184 | #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */ | |
185 | #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */ | |
a1436a84 TL |
186 | |
187 | #endif /* _M5253EVB_H */ |