]>
Commit | Line | Data |
---|---|---|
1c274c4e KP |
1 | /* |
2 | * Copyright (C) 2007 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * This program is free software; you can redistribute it and/or modify it | |
5 | * under the terms of the GNU General Public License version 2 as published | |
6 | * by the Free Software Foundation. | |
7 | */ | |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
1c274c4e KP |
12 | /* |
13 | * High Level Configuration Options | |
14 | */ | |
15 | #define CONFIG_E300 1 /* E300 family */ | |
16 | #define CONFIG_QE 1 /* Has QE */ | |
2c7920af | 17 | #define CONFIG_MPC832x 1 /* MPC832x CPU specific */ |
1c274c4e | 18 | |
1c274c4e KP |
19 | /* |
20 | * System Clock Setup | |
21 | */ | |
22 | #define CONFIG_83XX_CLKIN 66666667 /* in Hz */ | |
23 | ||
24 | #ifndef CONFIG_SYS_CLK_FREQ | |
25 | #define CONFIG_SYS_CLK_FREQ CONFIG_83XX_CLKIN | |
26 | #endif | |
27 | ||
28 | /* | |
29 | * Hardware Reset Configuration Word | |
30 | */ | |
6d0f6bcf | 31 | #define CONFIG_SYS_HRCW_LOW (\ |
1c274c4e KP |
32 | HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\ |
33 | HRCWL_DDR_TO_SCB_CLK_2X1 |\ | |
34 | HRCWL_VCO_1X2 |\ | |
35 | HRCWL_CSB_TO_CLKIN_2X1 |\ | |
36 | HRCWL_CORE_TO_CSB_2_5X1 |\ | |
37 | HRCWL_CE_PLL_VCO_DIV_2 |\ | |
38 | HRCWL_CE_PLL_DIV_1X1 |\ | |
39 | HRCWL_CE_TO_PLL_1X3) | |
40 | ||
6d0f6bcf | 41 | #define CONFIG_SYS_HRCW_HIGH (\ |
1c274c4e KP |
42 | HRCWH_PCI_HOST |\ |
43 | HRCWH_PCI1_ARBITER_ENABLE |\ | |
44 | HRCWH_CORE_ENABLE |\ | |
45 | HRCWH_FROM_0X00000100 |\ | |
46 | HRCWH_BOOTSEQ_DISABLE |\ | |
47 | HRCWH_SW_WATCHDOG_DISABLE |\ | |
48 | HRCWH_ROM_LOC_LOCAL_16BIT |\ | |
49 | HRCWH_BIG_ENDIAN |\ | |
50 | HRCWH_LALE_NORMAL) | |
51 | ||
52 | /* | |
53 | * System IO Config | |
54 | */ | |
6d0f6bcf | 55 | #define CONFIG_SYS_SICRL 0x00000000 |
1c274c4e | 56 | |
1c274c4e KP |
57 | /* |
58 | * IMMR new address | |
59 | */ | |
6d0f6bcf | 60 | #define CONFIG_SYS_IMMR 0xE0000000 |
1c274c4e | 61 | |
5bbeea86 MB |
62 | /* |
63 | * System performance | |
64 | */ | |
6d0f6bcf | 65 | #define CONFIG_SYS_ACR_PIPE_DEP 3 /* Arbiter pipeline depth (0-3) */ |
4dde49d8 JH |
66 | #define CONFIG_SYS_ACR_RPTCNT 3 /* Arbiter repeat count (0-7) */ |
67 | /* (0-1) Optimize transactions between CSB and the SEC and QUICC Engine block */ | |
68 | #define CONFIG_SYS_SPCR_OPT 1 | |
5bbeea86 | 69 | |
1c274c4e KP |
70 | /* |
71 | * DDR Setup | |
72 | */ | |
4dde49d8 JH |
73 | #define CONFIG_SYS_DDR_BASE 0x00000000 /* DDR is system memory */ |
74 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_BASE | |
6d0f6bcf | 75 | #define CONFIG_SYS_DDR_SDRAM_BASE CONFIG_SYS_DDR_BASE |
1c274c4e KP |
76 | |
77 | #undef CONFIG_SPD_EEPROM | |
78 | #if defined(CONFIG_SPD_EEPROM) | |
79 | /* Determine DDR configuration from I2C interface | |
80 | */ | |
81 | #define SPD_EEPROM_ADDRESS 0x51 /* DDR SODIMM */ | |
82 | #else | |
83 | /* Manually set up DDR parameters | |
84 | */ | |
4dde49d8 JH |
85 | #define CONFIG_SYS_DDR_SIZE 64 /* MB */ |
86 | #define CONFIG_SYS_DDR_CS0_CONFIG (CSCONFIG_EN \ | |
4dde49d8 JH |
87 | | CSCONFIG_ROW_BIT_13 \ |
88 | | CSCONFIG_COL_BIT_9) | |
5bbeea86 | 89 | /* 0x80010101 */ |
4dde49d8 JH |
90 | #define CONFIG_SYS_DDR_TIMING_0 ((0 << TIMING_CFG0_RWT_SHIFT) \ |
91 | | (0 << TIMING_CFG0_WRT_SHIFT) \ | |
92 | | (0 << TIMING_CFG0_RRT_SHIFT) \ | |
93 | | (0 << TIMING_CFG0_WWT_SHIFT) \ | |
94 | | (2 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \ | |
95 | | (2 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \ | |
96 | | (8 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \ | |
97 | | (2 << TIMING_CFG0_MRS_CYC_SHIFT)) | |
fc549c87 | 98 | /* 0x00220802 */ |
4dde49d8 JH |
99 | #define CONFIG_SYS_DDR_TIMING_1 ((2 << TIMING_CFG1_PRETOACT_SHIFT) \ |
100 | | (6 << TIMING_CFG1_ACTTOPRE_SHIFT) \ | |
101 | | (2 << TIMING_CFG1_ACTTORW_SHIFT) \ | |
102 | | (5 << TIMING_CFG1_CASLAT_SHIFT) \ | |
103 | | (3 << TIMING_CFG1_REFREC_SHIFT) \ | |
104 | | (2 << TIMING_CFG1_WRREC_SHIFT) \ | |
105 | | (2 << TIMING_CFG1_ACTTOACT_SHIFT) \ | |
106 | | (2 << TIMING_CFG1_WRTORD_SHIFT)) | |
5bbeea86 | 107 | /* 0x26253222 */ |
4dde49d8 JH |
108 | #define CONFIG_SYS_DDR_TIMING_2 ((1 << TIMING_CFG2_ADD_LAT_SHIFT) \ |
109 | | (31 << TIMING_CFG2_CPO_SHIFT) \ | |
110 | | (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \ | |
111 | | (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \ | |
112 | | (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \ | |
113 | | (3 << TIMING_CFG2_CKE_PLS_SHIFT) \ | |
114 | | (7 << TIMING_CFG2_FOUR_ACT_SHIFT)) | |
5bbeea86 | 115 | /* 0x1f9048c7 */ |
6d0f6bcf JCPV |
116 | #define CONFIG_SYS_DDR_TIMING_3 0x00000000 |
117 | #define CONFIG_SYS_DDR_CLK_CNTL DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05 | |
fc549c87 | 118 | /* 0x02000000 */ |
4dde49d8 JH |
119 | #define CONFIG_SYS_DDR_MODE ((0x4448 << SDRAM_MODE_ESD_SHIFT) \ |
120 | | (0x0232 << SDRAM_MODE_SD_SHIFT)) | |
5bbeea86 | 121 | /* 0x44480232 */ |
4dde49d8 JH |
122 | #define CONFIG_SYS_DDR_MODE2 0x8000c000 |
123 | #define CONFIG_SYS_DDR_INTERVAL ((800 << SDRAM_INTERVAL_REFINT_SHIFT) \ | |
124 | | (100 << SDRAM_INTERVAL_BSTOPRE_SHIFT)) | |
fc549c87 | 125 | /* 0x03200064 */ |
6d0f6bcf | 126 | #define CONFIG_SYS_DDR_CS0_BNDS 0x00000003 |
4dde49d8 | 127 | #define CONFIG_SYS_DDR_SDRAM_CFG (SDRAM_CFG_SREN \ |
fc549c87 | 128 | | SDRAM_CFG_SDRAM_TYPE_DDR2 \ |
4dde49d8 | 129 | | SDRAM_CFG_32_BE) |
fc549c87 | 130 | /* 0x43080000 */ |
6d0f6bcf | 131 | #define CONFIG_SYS_DDR_SDRAM_CFG2 0x00401000 |
1c274c4e KP |
132 | #endif |
133 | ||
134 | /* | |
135 | * Memory test | |
136 | */ | |
6d0f6bcf JCPV |
137 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
138 | #define CONFIG_SYS_MEMTEST_START 0x00030000 /* memtest region */ | |
139 | #define CONFIG_SYS_MEMTEST_END 0x03f00000 | |
1c274c4e KP |
140 | |
141 | /* | |
142 | * The reserved memory | |
143 | */ | |
14d0a02a | 144 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
1c274c4e | 145 | |
6d0f6bcf JCPV |
146 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
147 | #define CONFIG_SYS_RAMBOOT | |
1c274c4e | 148 | #else |
6d0f6bcf | 149 | #undef CONFIG_SYS_RAMBOOT |
1c274c4e KP |
150 | #endif |
151 | ||
6d0f6bcf | 152 | /* CONFIG_SYS_MONITOR_LEN must be a multiple of CONFIG_ENV_SECT_SIZE */ |
16c8c170 | 153 | #define CONFIG_SYS_MONITOR_LEN (512 * 1024) /* Reserve 512 kB for Mon */ |
c8a90646 | 154 | #define CONFIG_SYS_MALLOC_LEN (256 * 1024) /* Reserved for malloc */ |
1c274c4e KP |
155 | |
156 | /* | |
157 | * Initial RAM Base Address Setup | |
158 | */ | |
6d0f6bcf | 159 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
4dde49d8 JH |
160 | #define CONFIG_SYS_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */ |
161 | #define CONFIG_SYS_INIT_RAM_SIZE 0x1000 /* Size of used area in RAM */ | |
162 | #define CONFIG_SYS_GBL_DATA_OFFSET \ | |
163 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
1c274c4e KP |
164 | |
165 | /* | |
166 | * Local Bus Configuration & Clock Setup | |
167 | */ | |
c7190f02 KP |
168 | #define CONFIG_SYS_LCRR_DBYP LCRR_DBYP |
169 | #define CONFIG_SYS_LCRR_CLKDIV LCRR_CLKDIV_2 | |
6d0f6bcf | 170 | #define CONFIG_SYS_LBC_LBCR 0x00000000 |
1c274c4e KP |
171 | |
172 | /* | |
173 | * FLASH on the Local Bus | |
174 | */ | |
6d0f6bcf | 175 | #define CONFIG_SYS_FLASH_CFI /* use the Common Flash Interface */ |
00b1883a | 176 | #define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */ |
4dde49d8 | 177 | #define CONFIG_SYS_FLASH_BASE 0xFE000000 /* FLASH base address */ |
6d0f6bcf | 178 | #define CONFIG_SYS_FLASH_SIZE 16 /* FLASH size is 16M */ |
4dde49d8 | 179 | #define CONFIG_SYS_FLASH_PROTECTION 1 /* Use h/w Flash protection. */ |
1c274c4e | 180 | |
4dde49d8 JH |
181 | /* Window base at flash base */ |
182 | #define CONFIG_SYS_LBLAWBAR0_PRELIM CONFIG_SYS_FLASH_BASE | |
7d6a0982 | 183 | #define CONFIG_SYS_LBLAWAR0_PRELIM (LBLAWAR_EN | LBLAWAR_32MB) |
1c274c4e | 184 | |
4dde49d8 | 185 | #define CONFIG_SYS_BR0_PRELIM (CONFIG_SYS_FLASH_BASE \ |
7d6a0982 JH |
186 | | BR_PS_16 /* 16 bit port */ \ |
187 | | BR_MS_GPCM /* MSEL = GPCM */ \ | |
188 | | BR_V) /* valid */ | |
189 | #define CONFIG_SYS_OR0_PRELIM (MEG_TO_AM(CONFIG_SYS_FLASH_SIZE) \ | |
190 | | OR_GPCM_XAM \ | |
191 | | OR_GPCM_CSNT \ | |
192 | | OR_GPCM_ACS_DIV2 \ | |
193 | | OR_GPCM_XACS \ | |
194 | | OR_GPCM_SCY_15 \ | |
195 | | OR_GPCM_TRLX_SET \ | |
196 | | OR_GPCM_EHTR_SET \ | |
197 | | OR_GPCM_EAD) | |
198 | /* 0xFE006FF7 */ | |
1c274c4e | 199 | |
4dde49d8 JH |
200 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ |
201 | #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */ | |
1c274c4e | 202 | |
6d0f6bcf | 203 | #undef CONFIG_SYS_FLASH_CHECKSUM |
1c274c4e | 204 | |
1c274c4e KP |
205 | /* |
206 | * Serial Port | |
207 | */ | |
208 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
209 | #define CONFIG_SYS_NS16550_SERIAL |
210 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
211 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
1c274c4e | 212 | |
6d0f6bcf | 213 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
4dde49d8 | 214 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
1c274c4e | 215 | |
6d0f6bcf JCPV |
216 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_IMMR+0x4500) |
217 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR+0x4600) | |
1c274c4e | 218 | |
1c274c4e | 219 | /* I2C */ |
00f792e0 HS |
220 | #define CONFIG_SYS_I2C |
221 | #define CONFIG_SYS_I2C_FSL | |
222 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
223 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
224 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
225 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x51} } | |
1c274c4e KP |
226 | |
227 | /* | |
0fa7a1b4 | 228 | * Config on-board EEPROM |
1c274c4e | 229 | */ |
6d0f6bcf JCPV |
230 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 |
231 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
232 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 6 | |
233 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 | |
1c274c4e KP |
234 | |
235 | /* | |
236 | * General PCI | |
237 | * Addresses are mapped 1-1. | |
238 | */ | |
6d0f6bcf JCPV |
239 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
240 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
241 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x10000000 /* 256M */ | |
242 | #define CONFIG_SYS_PCI1_MMIO_BASE 0x90000000 | |
243 | #define CONFIG_SYS_PCI1_MMIO_PHYS CONFIG_SYS_PCI1_MMIO_BASE | |
244 | #define CONFIG_SYS_PCI1_MMIO_SIZE 0x10000000 /* 256M */ | |
245 | #define CONFIG_SYS_PCI1_IO_BASE 0xd0000000 | |
246 | #define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE | |
247 | #define CONFIG_SYS_PCI1_IO_SIZE 0x04000000 /* 64M */ | |
1c274c4e KP |
248 | |
249 | #ifdef CONFIG_PCI | |
842033e6 | 250 | #define CONFIG_PCI_INDIRECT_BRIDGE |
8f325cff | 251 | #define CONFIG_PCI_SKIP_HOST_BRIDGE |
1c274c4e KP |
252 | |
253 | #undef CONFIG_EEPRO100 | |
254 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 255 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */ |
1c274c4e KP |
256 | |
257 | #endif /* CONFIG_PCI */ | |
258 | ||
1c274c4e KP |
259 | /* |
260 | * QE UEC ethernet configuration | |
261 | */ | |
262 | #define CONFIG_UEC_ETH | |
78b7a8ef | 263 | #define CONFIG_ETHPRIME "UEC0" |
1c274c4e KP |
264 | |
265 | #define CONFIG_UEC_ETH1 /* ETH3 */ | |
266 | ||
267 | #ifdef CONFIG_UEC_ETH1 | |
6d0f6bcf JCPV |
268 | #define CONFIG_SYS_UEC1_UCC_NUM 2 /* UCC3 */ |
269 | #define CONFIG_SYS_UEC1_RX_CLK QE_CLK9 | |
270 | #define CONFIG_SYS_UEC1_TX_CLK QE_CLK10 | |
271 | #define CONFIG_SYS_UEC1_ETH_TYPE FAST_ETH | |
272 | #define CONFIG_SYS_UEC1_PHY_ADDR 4 | |
865ff856 | 273 | #define CONFIG_SYS_UEC1_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 274 | #define CONFIG_SYS_UEC1_INTERFACE_SPEED 100 |
1c274c4e KP |
275 | #endif |
276 | ||
277 | #define CONFIG_UEC_ETH2 /* ETH4 */ | |
278 | ||
279 | #ifdef CONFIG_UEC_ETH2 | |
6d0f6bcf JCPV |
280 | #define CONFIG_SYS_UEC2_UCC_NUM 1 /* UCC2 */ |
281 | #define CONFIG_SYS_UEC2_RX_CLK QE_CLK16 | |
282 | #define CONFIG_SYS_UEC2_TX_CLK QE_CLK3 | |
283 | #define CONFIG_SYS_UEC2_ETH_TYPE FAST_ETH | |
284 | #define CONFIG_SYS_UEC2_PHY_ADDR 0 | |
865ff856 | 285 | #define CONFIG_SYS_UEC2_INTERFACE_TYPE PHY_INTERFACE_MODE_MII |
582c55a0 | 286 | #define CONFIG_SYS_UEC2_INTERFACE_SPEED 100 |
1c274c4e KP |
287 | #endif |
288 | ||
289 | /* | |
290 | * Environment | |
291 | */ | |
6d0f6bcf | 292 | #ifndef CONFIG_SYS_RAMBOOT |
4dde49d8 JH |
293 | #define CONFIG_ENV_ADDR \ |
294 | (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN) | |
0e8d1586 JCPV |
295 | #define CONFIG_ENV_SECT_SIZE 0x20000 |
296 | #define CONFIG_ENV_SIZE 0x2000 | |
1c274c4e | 297 | #else |
6d0f6bcf | 298 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) |
0e8d1586 | 299 | #define CONFIG_ENV_SIZE 0x2000 |
1c274c4e KP |
300 | #endif |
301 | ||
302 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 303 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
1c274c4e KP |
304 | |
305 | /* | |
306 | * BOOTP options | |
307 | */ | |
308 | #define CONFIG_BOOTP_BOOTFILESIZE | |
1c274c4e KP |
309 | |
310 | /* | |
311 | * Command line configuration. | |
312 | */ | |
1c274c4e | 313 | |
1c274c4e KP |
314 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
315 | ||
316 | /* | |
317 | * Miscellaneous configurable options | |
318 | */ | |
4dde49d8 | 319 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
1c274c4e | 320 | |
1c274c4e KP |
321 | /* |
322 | * For booting Linux, the board info and command line data | |
9f530d59 | 323 | * have to be in the first 256 MB of memory, since this is |
1c274c4e KP |
324 | * the maximum mapped by the Linux kernel during initialization. |
325 | */ | |
4dde49d8 JH |
326 | /* Initial Memory map for Linux */ |
327 | #define CONFIG_SYS_BOOTMAPSZ (256 << 20) | |
63865278 | 328 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ |
1c274c4e KP |
329 | |
330 | /* | |
331 | * Core HID Setup | |
332 | */ | |
1a2e203b KP |
333 | #define CONFIG_SYS_HID0_INIT 0x000000000 |
334 | #define CONFIG_SYS_HID0_FINAL (HID0_ENABLE_MACHINE_CHECK | \ | |
335 | HID0_ENABLE_INSTRUCTION_CACHE) | |
6d0f6bcf | 336 | #define CONFIG_SYS_HID2 HID2_HBE |
1c274c4e | 337 | |
1c274c4e KP |
338 | /* |
339 | * MMU Setup | |
340 | */ | |
31d82672 | 341 | #define CONFIG_HIGH_BATS 1 /* High BATs supported */ |
1c274c4e KP |
342 | |
343 | /* DDR: cache cacheable */ | |
4dde49d8 | 344 | #define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE \ |
72cd4087 | 345 | | BATL_PP_RW \ |
4dde49d8 JH |
346 | | BATL_MEMCOHERENCE) |
347 | #define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE \ | |
348 | | BATU_BL_256M \ | |
349 | | BATU_VS \ | |
350 | | BATU_VP) | |
6d0f6bcf JCPV |
351 | #define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L |
352 | #define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U | |
1c274c4e KP |
353 | |
354 | /* IMMRBAR & PCI IO: cache-inhibit and guarded */ | |
4dde49d8 | 355 | #define CONFIG_SYS_IBAT1L (CONFIG_SYS_IMMR \ |
72cd4087 | 356 | | BATL_PP_RW \ |
4dde49d8 JH |
357 | | BATL_CACHEINHIBIT \ |
358 | | BATL_GUARDEDSTORAGE) | |
359 | #define CONFIG_SYS_IBAT1U (CONFIG_SYS_IMMR \ | |
360 | | BATU_BL_4M \ | |
361 | | BATU_VS \ | |
362 | | BATU_VP) | |
6d0f6bcf JCPV |
363 | #define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L |
364 | #define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U | |
1c274c4e KP |
365 | |
366 | /* FLASH: icache cacheable, but dcache-inhibit and guarded */ | |
4dde49d8 | 367 | #define CONFIG_SYS_IBAT2L (CONFIG_SYS_FLASH_BASE \ |
72cd4087 | 368 | | BATL_PP_RW \ |
4dde49d8 JH |
369 | | BATL_MEMCOHERENCE) |
370 | #define CONFIG_SYS_IBAT2U (CONFIG_SYS_FLASH_BASE \ | |
371 | | BATU_BL_32M \ | |
372 | | BATU_VS \ | |
373 | | BATU_VP) | |
374 | #define CONFIG_SYS_DBAT2L (CONFIG_SYS_FLASH_BASE \ | |
72cd4087 | 375 | | BATL_PP_RW \ |
4dde49d8 JH |
376 | | BATL_CACHEINHIBIT \ |
377 | | BATL_GUARDEDSTORAGE) | |
6d0f6bcf | 378 | #define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U |
1c274c4e | 379 | |
6d0f6bcf JCPV |
380 | #define CONFIG_SYS_IBAT3L (0) |
381 | #define CONFIG_SYS_IBAT3U (0) | |
382 | #define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L | |
383 | #define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U | |
1c274c4e KP |
384 | |
385 | /* Stack in dcache: cacheable, no memory coherence */ | |
72cd4087 | 386 | #define CONFIG_SYS_IBAT4L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_RW) |
4dde49d8 JH |
387 | #define CONFIG_SYS_IBAT4U (CONFIG_SYS_INIT_RAM_ADDR \ |
388 | | BATU_BL_128K \ | |
389 | | BATU_VS \ | |
390 | | BATU_VP) | |
6d0f6bcf JCPV |
391 | #define CONFIG_SYS_DBAT4L CONFIG_SYS_IBAT4L |
392 | #define CONFIG_SYS_DBAT4U CONFIG_SYS_IBAT4U | |
1c274c4e KP |
393 | |
394 | #ifdef CONFIG_PCI | |
395 | /* PCI MEM space: cacheable */ | |
4dde49d8 | 396 | #define CONFIG_SYS_IBAT5L (CONFIG_SYS_PCI1_MEM_PHYS \ |
72cd4087 | 397 | | BATL_PP_RW \ |
4dde49d8 JH |
398 | | BATL_MEMCOHERENCE) |
399 | #define CONFIG_SYS_IBAT5U (CONFIG_SYS_PCI1_MEM_PHYS \ | |
400 | | BATU_BL_256M \ | |
401 | | BATU_VS \ | |
402 | | BATU_VP) | |
6d0f6bcf JCPV |
403 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L |
404 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
1c274c4e | 405 | /* PCI MMIO space: cache-inhibit and guarded */ |
4dde49d8 | 406 | #define CONFIG_SYS_IBAT6L (CONFIG_SYS_PCI1_MMIO_PHYS \ |
72cd4087 | 407 | | BATL_PP_RW \ |
4dde49d8 JH |
408 | | BATL_CACHEINHIBIT \ |
409 | | BATL_GUARDEDSTORAGE) | |
410 | #define CONFIG_SYS_IBAT6U (CONFIG_SYS_PCI1_MMIO_PHYS \ | |
411 | | BATU_BL_256M \ | |
412 | | BATU_VS \ | |
413 | | BATU_VP) | |
6d0f6bcf JCPV |
414 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L |
415 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
1c274c4e | 416 | #else |
6d0f6bcf JCPV |
417 | #define CONFIG_SYS_IBAT5L (0) |
418 | #define CONFIG_SYS_IBAT5U (0) | |
419 | #define CONFIG_SYS_IBAT6L (0) | |
420 | #define CONFIG_SYS_IBAT6U (0) | |
421 | #define CONFIG_SYS_DBAT5L CONFIG_SYS_IBAT5L | |
422 | #define CONFIG_SYS_DBAT5U CONFIG_SYS_IBAT5U | |
423 | #define CONFIG_SYS_DBAT6L CONFIG_SYS_IBAT6L | |
424 | #define CONFIG_SYS_DBAT6U CONFIG_SYS_IBAT6U | |
1c274c4e KP |
425 | #endif |
426 | ||
427 | /* Nothing in BAT7 */ | |
6d0f6bcf JCPV |
428 | #define CONFIG_SYS_IBAT7L (0) |
429 | #define CONFIG_SYS_IBAT7U (0) | |
430 | #define CONFIG_SYS_DBAT7L CONFIG_SYS_IBAT7L | |
431 | #define CONFIG_SYS_DBAT7U CONFIG_SYS_IBAT7U | |
1c274c4e | 432 | |
1c274c4e KP |
433 | #if (CONFIG_CMD_KGDB) |
434 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */ | |
1c274c4e KP |
435 | #endif |
436 | ||
437 | /* | |
438 | * Environment Configuration | |
439 | */ | |
440 | #define CONFIG_ENV_OVERWRITE | |
441 | ||
4dde49d8 JH |
442 | #define CONFIG_HAS_ETH0 /* add support for "ethaddr" */ |
443 | #define CONFIG_HAS_ETH1 /* add support for "eth1addr" */ | |
1c274c4e | 444 | |
4dde49d8 JH |
445 | /* use mac_read_from_eeprom() to read ethaddr from I2C EEPROM |
446 | * (see CONFIG_SYS_I2C_EEPROM) */ | |
447 | /* MAC address offset in I2C EEPROM */ | |
448 | #define CONFIG_SYS_I2C_MAC_OFFSET 0x7f00 | |
5b2793a3 | 449 | |
4dde49d8 | 450 | #define CONFIG_NETDEV "eth1" |
1c274c4e KP |
451 | |
452 | #define CONFIG_HOSTNAME mpc8323erdb | |
8b3637c6 | 453 | #define CONFIG_ROOTPATH "/nfsroot" |
b3f44c21 | 454 | #define CONFIG_BOOTFILE "uImage" |
4dde49d8 JH |
455 | /* U-Boot image on TFTP server */ |
456 | #define CONFIG_UBOOTPATH "u-boot.bin" | |
457 | #define CONFIG_FDTFILE "mpc832x_rdb.dtb" | |
458 | #define CONFIG_RAMDISKFILE "rootfs.ext2.gz.uboot" | |
1c274c4e | 459 | |
4dde49d8 JH |
460 | /* default location for tftp and bootm */ |
461 | #define CONFIG_LOADADDR 800000 | |
1c274c4e | 462 | |
1c274c4e | 463 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
4dde49d8 JH |
464 | "netdev=" CONFIG_NETDEV "\0" \ |
465 | "uboot=" CONFIG_UBOOTPATH "\0" \ | |
1c274c4e | 466 | "tftpflash=tftp $loadaddr $uboot;" \ |
5368c55d MV |
467 | "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \ |
468 | " +$filesize; " \ | |
469 | "erase " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
470 | " +$filesize; " \ | |
471 | "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
472 | " $filesize; " \ | |
473 | "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
474 | " +$filesize; " \ | |
475 | "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \ | |
476 | " $filesize\0" \ | |
79f516bc | 477 | "fdtaddr=780000\0" \ |
4dde49d8 | 478 | "fdtfile=" CONFIG_FDTFILE "\0" \ |
1c274c4e | 479 | "ramdiskaddr=1000000\0" \ |
4dde49d8 | 480 | "ramdiskfile=" CONFIG_RAMDISKFILE "\0" \ |
1c274c4e KP |
481 | "console=ttyS0\0" \ |
482 | "setbootargs=setenv bootargs " \ | |
4dde49d8 | 483 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0"\ |
1c274c4e | 484 | "setipargs=setenv bootargs nfsroot=$serverip:$rootpath " \ |
4dde49d8 JH |
485 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:"\ |
486 | "$netdev:off "\ | |
1c274c4e KP |
487 | "root=$rootdev rw console=$console,$baudrate $othbootargs\0" |
488 | ||
489 | #define CONFIG_NFSBOOTCOMMAND \ | |
490 | "setenv rootdev /dev/nfs;" \ | |
491 | "run setbootargs;" \ | |
492 | "run setipargs;" \ | |
493 | "tftp $loadaddr $bootfile;" \ | |
494 | "tftp $fdtaddr $fdtfile;" \ | |
495 | "bootm $loadaddr - $fdtaddr" | |
496 | ||
497 | #define CONFIG_RAMBOOTCOMMAND \ | |
498 | "setenv rootdev /dev/ram;" \ | |
499 | "run setbootargs;" \ | |
500 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
501 | "tftp $loadaddr $bootfile;" \ | |
502 | "tftp $fdtaddr $fdtfile;" \ | |
503 | "bootm $loadaddr $ramdiskaddr $fdtaddr" | |
504 | ||
1c274c4e | 505 | #endif /* __CONFIG_H */ |