[people/ms/u-boot.git] / include / configs / MPC8360ERDK.h

/*
 * Copyright (C) 2006 Freescale Semiconductor, Inc.
 *                    Dave Liu <daveliu@freescale.com>
 *
 * Copyright (C) 2007 Logic Product Development, Inc.
 *                    Peter Barada <peterb@logicpd.com>
 *
 * Copyright (C) 2007 MontaVista Software, Inc.
 *                    Anton Vorontsov <avorontsov@ru.mvista.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 */

#ifndef __CONFIG_H
#define __CONFIG_H

/*
 * High Level Configuration Options
 */
#define CONFIG_E300		1 /* E300 family */
#define CONFIG_QE		1 /* Has QE */
#define CONFIG_MPC83XX		1 /* MPC83XX family */
#define CONFIG_MPC8360		1 /* MPC8360 CPU specific */
#define CONFIG_MPC8360ERDK	1 /* MPC8360ERDK board specific */

/*
 * System Clock Setup
 */
#ifdef CONFIG_CLKIN_33MHZ
#define CONFIG_83XX_CLKIN		33333333
#define CONFIG_SYS_CLK_FREQ		33333333
#define PCI_33M				1
#define HRCWL_CSB_TO_CLKIN_MPC8360ERDK	HRCWL_CSB_TO_CLKIN_10X1
#else
#define CONFIG_83XX_CLKIN		66000000
#define CONFIG_SYS_CLK_FREQ		66000000
#define PCI_66M				1
#define HRCWL_CSB_TO_CLKIN_MPC8360ERDK	HRCWL_CSB_TO_CLKIN_5X1
#endif /* CONFIG_CLKIN_33MHZ */

/*
 * Hardware Reset Configuration Word
 */
#define CFG_HRCW_LOW (\
	HRCWL_LCL_BUS_TO_SCB_CLK_1X1 |\
	HRCWL_DDR_TO_SCB_CLK_1X1 |\
	HRCWL_CSB_TO_CLKIN_MPC8360ERDK |\
	HRCWL_CORE_TO_CSB_2X1 |\
	HRCWL_CE_TO_PLL_1X15)

#define CFG_HRCW_HIGH (\
	HRCWH_PCI_HOST |\
	HRCWH_PCI1_ARBITER_ENABLE |\
	HRCWH_PCICKDRV_ENABLE |\
	HRCWH_CORE_ENABLE |\
	HRCWH_FROM_0X00000100 |\
	HRCWH_BOOTSEQ_DISABLE |\
	HRCWH_SW_WATCHDOG_DISABLE |\
	HRCWH_ROM_LOC_LOCAL_16BIT |\
	HRCWH_SECONDARY_DDR_DISABLE |\
	HRCWH_BIG_ENDIAN |\
	HRCWH_LALE_EARLY)

/*
 * System IO Config
 */
#define CFG_SICRH		0x00000000
#define CFG_SICRL		0x40000000

#define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
#define CONFIG_BOARD_EARLY_INIT_R

/*
 * IMMR new address
 */
#define CFG_IMMR		0xE0000000

/*
 * DDR Setup
 */
#define CFG_DDR_BASE		0x00000000 /* DDR is system memory */
#define CFG_SDRAM_BASE		CFG_DDR_BASE
#define CFG_DDR_SDRAM_BASE	CFG_DDR_BASE
#define CFG_DDR_SDRAM_CLK_CNTL	(DDR_SDRAM_CLK_CNTL_SS_EN | \
				DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)

#define CFG_83XX_DDR_USES_CS0

#define CONFIG_DDR_ECC		/* support DDR ECC function */
#define CONFIG_DDR_ECC_CMD	/* Use DDR ECC user commands */

/*
 * DDRCDR - DDR Control Driver Register
 */
#define CFG_DDRCDR_VALUE	0x80080001

#undef CONFIG_SPD_EEPROM	/* Do not use SPD EEPROM for DDR setup */

/*
 * Manually set up DDR parameters
 */
#define CONFIG_DDR_II
#define CFG_DDR_SIZE		256 /* MB */
#define CFG_DDR_CS0_BNDS	0x0000000f
#define CFG_DDR_CS0_CONFIG	(CSCONFIG_EN | CSCONFIG_ROW_BIT_13 | \
				 CSCONFIG_COL_BIT_10 | CSCONFIG_ODT_WR_ACS)
#define CFG_DDR_SDRAM_CFG	(SDRAM_CFG_SDRAM_TYPE_DDR2 | SDRAM_CFG_ECC_EN)
#define CFG_DDR_SDRAM_CFG2	0x00001000
#define CFG_DDR_CLK_CNTL	(DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
#define CFG_DDR_INTERVAL	((256 << SDRAM_INTERVAL_BSTOPRE_SHIFT) | \
				 (1115 << SDRAM_INTERVAL_REFINT_SHIFT))
#define CFG_DDR_MODE		0x47800432
#define CFG_DDR_MODE2		0x8000c000

#define CFG_DDR_TIMING_0	((2 << TIMING_CFG0_MRS_CYC_SHIFT) | \
				 (9 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) | \
				 (3 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) | \
				 (3 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) | \
				 (0 << TIMING_CFG0_WWT_SHIFT) | \
				 (0 << TIMING_CFG0_RRT_SHIFT) | \
				 (0 << TIMING_CFG0_WRT_SHIFT) | \
				 (0 << TIMING_CFG0_RWT_SHIFT))

#define CFG_DDR_TIMING_1	((      TIMING_CFG1_CASLAT_30) | \
				 ( 2 << TIMING_CFG1_WRTORD_SHIFT) | \
				 ( 2 << TIMING_CFG1_ACTTOACT_SHIFT) | \
				 ( 3 << TIMING_CFG1_WRREC_SHIFT) | \
				 (10 << TIMING_CFG1_REFREC_SHIFT) | \
				 ( 3 << TIMING_CFG1_ACTTORW_SHIFT) | \
				 ( 8 << TIMING_CFG1_ACTTOPRE_SHIFT) | \
				 ( 3 << TIMING_CFG1_PRETOACT_SHIFT))

#define CFG_DDR_TIMING_2	((9 << TIMING_CFG2_FOUR_ACT_SHIFT) | \
				 (4 << TIMING_CFG2_CKE_PLS_SHIFT) | \
				 (2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) | \
				 (2 << TIMING_CFG2_RD_TO_PRE_SHIFT) | \
				 (2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) | \
				 (0 << TIMING_CFG2_ADD_LAT_SHIFT) | \
				 (0 << TIMING_CFG2_CPO_SHIFT))

#define CFG_DDR_TIMING_3	0x00000000

/*
 * Memory test
 */
#undef CFG_DRAM_TEST		/* memory test, takes time */
#define CFG_MEMTEST_START	0x00000000 /* memtest region */
#define CFG_MEMTEST_END		0x00100000

/*
 * The reserved memory
 */
#define CFG_MONITOR_BASE	TEXT_BASE /* start of monitor */
#define CFG_FLASH_BASE		0xFF800000 /* FLASH base address */

#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
#define CFG_RAMBOOT
#else
#undef	CFG_RAMBOOT
#endif

#define CFG_MONITOR_LEN		(256 * 1024) /* Reserve 256 kB for Mon */
#define CFG_MALLOC_LEN		(128 * 1024) /* Reserved for malloc */

/*
 * Initial RAM Base Address Setup
 */
#define CFG_INIT_RAM_LOCK	1
#define CFG_INIT_RAM_ADDR	0xE6000000 /* Initial RAM address */
#define CFG_INIT_RAM_END	0x1000 /* End of used area in RAM */
#define CFG_GBL_DATA_SIZE	0x100 /* num bytes initial data */
#define CFG_GBL_DATA_OFFSET	(CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)

/*
 * Local Bus Configuration & Clock Setup
 */
#define CFG_LCRR		(LCRR_DBYP | LCRR_CLKDIV_4)
#define CFG_LBC_LBCR		0x00000000

/*
 * FLASH on the Local Bus
 */
#define CFG_FLASH_CFI		/* use the Common Flash Interface */
#define CONFIG_FLASH_CFI_DRIVER	/* use the CFI driver */
#define CFG_FLASH_SIZE		8 /* max FLASH size is 32M */
#define CFG_FLASH_PROTECTION	1 /* Use intel Flash protection. */

#define CFG_LBLAWBAR0_PRELIM	CFG_FLASH_BASE /* Window base at flash base */
#define CFG_LBLAWAR0_PRELIM	0x80000018 /* 32MB window size */

#define CFG_BR0_PRELIM	(CFG_FLASH_BASE | /* Flash Base address */ \
			(2 << BR_PS_SHIFT) | /* 16 bit port size */ \
			BR_V)	/* valid */
#define CFG_OR0_PRELIM		((~(CFG_FLASH_SIZE - 1) << 20) | OR_UPM_XAM | \
				OR_GPCM_CSNT | OR_GPCM_ACS_DIV2 | \
				OR_GPCM_XACS | OR_GPCM_SCY_15 | \
				OR_GPCM_TRLX | OR_GPCM_EHTR | OR_GPCM_EAD)

#define CFG_MAX_FLASH_BANKS	1 /* number of banks */
#define CFG_MAX_FLASH_SECT	256 /* max sectors per device */

#undef	CFG_FLASH_CHECKSUM

/*
 * NAND flash on the local bus
 */
#define CFG_NAND_BASE		0x60000000
#define CONFIG_CMD_NAND		1
#define CONFIG_NAND_FSL_UPM	1
#define CFG_MAX_NAND_DEVICE	1
#define NAND_MAX_CHIPS		1
#define CONFIG_MTD_NAND_VERIFY_WRITE

#define CFG_LBLAWBAR1_PRELIM	CFG_NAND_BASE
#define CFG_LBLAWAR1_PRELIM	0x8000001b /* Access window size 4K */

/* Port size 8 bit, UPMA */
#define CFG_BR1_PRELIM		(CFG_NAND_BASE | 0x00000881)
#define CFG_OR1_PRELIM		0xfc000001

/*
 * Fujitsu MB86277 (MINT) graphics controller
 */
#define CFG_VIDEO_BASE		0x70000000

#define CFG_LBLAWBAR2_PRELIM	CFG_VIDEO_BASE
#define CFG_LBLAWAR2_PRELIM	0x80000019 /* Access window size 64MB */

/* Port size 32 bit, UPMB */
#define CFG_BR2_PRELIM		(CFG_VIDEO_BASE | 0x000018a1) /* PS=11, UPMB */
#define CFG_OR2_PRELIM		0xfc000001 /* (64MB, EAD=1) */

/*
 * Serial Port
 */
#define CONFIG_CONS_INDEX	1
#undef	CONFIG_SERIAL_SOFTWARE_FIFO
#define CFG_NS16550
#define CFG_NS16550_SERIAL
#define CFG_NS16550_REG_SIZE	1
#define CFG_NS16550_CLK		get_bus_freq(0)

#define CFG_BAUDRATE_TABLE  \
	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200,}

#define CFG_NS16550_COM1	(CFG_IMMR+0x4500)
#define CFG_NS16550_COM2	(CFG_IMMR+0x4600)

#define CONFIG_CMDLINE_EDITING	1	/* add command line history */
/* Use the HUSH parser */
#define CFG_HUSH_PARSER
#ifdef	CFG_HUSH_PARSER
#define CFG_PROMPT_HUSH_PS2 "> "
#endif

/* Pass open firmware flat tree */
#define CONFIG_OF_LIBFDT	1
#define CONFIG_OF_BOARD_SETUP	1
#define CONFIG_OF_STDOUT_VIA_ALIAS

/* I2C */
#define CONFIG_HARD_I2C		/* I2C with hardware support */
#undef	CONFIG_SOFT_I2C		/* I2C bit-banged */
#define CONFIG_FSL_I2C
#define CONFIG_I2C_MULTI_BUS
#define CONFIG_I2C_CMD_TREE
#define CFG_I2C_SPEED	400000	/* I2C speed and slave address */
#define CFG_I2C_SLAVE	0x7F
#define CFG_I2C_NOPROBES	{{0x52}} /* Don't probe these addrs */
#define CFG_I2C_OFFSET	0x3000
#define CFG_I2C2_OFFSET 0x3100

/*
 * General PCI
 * Addresses are mapped 1-1.
 */
#define CONFIG_PCI
#define CONFIG_83XX_GENERIC_PCI	1

#define CFG_PCI1_MEM_BASE	0x80000000
#define CFG_PCI1_MEM_PHYS	CFG_PCI1_MEM_BASE
#define CFG_PCI1_MEM_SIZE	0x10000000 /* 256M */
#define CFG_PCI1_MMIO_BASE	0x90000000
#define CFG_PCI1_MMIO_PHYS	CFG_PCI1_MMIO_BASE
#define CFG_PCI1_MMIO_SIZE	0x10000000 /* 256M */
#define CFG_PCI1_IO_BASE	0xE0300000
#define CFG_PCI1_IO_PHYS	0xE0300000
#define CFG_PCI1_IO_SIZE	0x100000 /* 1M */

#ifdef CONFIG_PCI

#define CONFIG_NET_MULTI
#define CONFIG_PCI_PNP		/* do pci plug-and-play */

#undef CONFIG_EEPRO100
#undef CONFIG_PCI_SCAN_SHOW	/* show pci devices on startup */
#define CFG_PCI_SUBSYS_VENDORID 0x1957	/* Freescale */

#endif	/* CONFIG_PCI */


#ifndef CONFIG_NET_MULTI
#define CONFIG_NET_MULTI	1
#endif

/*
 * QE UEC ethernet configuration
 */
#define CONFIG_UEC_ETH
#define CONFIG_ETHPRIME		"FSL UEC0"

#define CONFIG_UEC_ETH1		/* GETH1 */

#ifdef CONFIG_UEC_ETH1
#define CFG_UEC1_UCC_NUM	0	/* UCC1 */
#define CFG_UEC1_RX_CLK		QE_CLK_NONE
#define CFG_UEC1_TX_CLK		QE_CLK9
#define CFG_UEC1_ETH_TYPE	GIGA_ETH
#define CFG_UEC1_PHY_ADDR	2
#define CFG_UEC1_INTERFACE_MODE ENET_1000_RGMII_RXID
#endif

#define CONFIG_UEC_ETH2		/* GETH2 */

#ifdef CONFIG_UEC_ETH2
#define CFG_UEC2_UCC_NUM	1	/* UCC2 */
#define CFG_UEC2_RX_CLK		QE_CLK_NONE
#define CFG_UEC2_TX_CLK		QE_CLK4
#define CFG_UEC2_ETH_TYPE	GIGA_ETH
#define CFG_UEC2_PHY_ADDR	4
#define CFG_UEC2_INTERFACE_MODE ENET_1000_RGMII_RXID
#endif

/*
 * Environment
 */

#ifndef CFG_RAMBOOT
#define CFG_ENV_IS_IN_FLASH	1
#define CFG_ENV_ADDR		(CFG_MONITOR_BASE + 0x40000)
#define CFG_ENV_SECT_SIZE	0x20000 /* 128K(one sector) for env */
#define CFG_ENV_SIZE		0x20000
#else /* CFG_RAMBOOT */
#define CFG_NO_FLASH		1	/* Flash is not usable now */
#define CONFIG_ENV_IS_NOWHERE	1	/* Store ENV in memory only */
#define CFG_ENV_ADDR		(CFG_MONITOR_BASE - 0x1000)
#define CFG_ENV_SIZE		0x2000
#endif /* CFG_RAMBOOT */

#define CONFIG_LOADS_ECHO	1	/* echo on for serial download */
#define CFG_LOADS_BAUD_CHANGE	1	/* allow baudrate change */

/*
 * BOOTP options
 */
#define CONFIG_BOOTP_BOOTFILESIZE
#define CONFIG_BOOTP_BOOTPATH
#define CONFIG_BOOTP_GATEWAY
#define CONFIG_BOOTP_HOSTNAME


/*
 * Command line configuration.
 */
#include <config_cmd_default.h>

#define CONFIG_CMD_PING
#define CONFIG_CMD_I2C
#define CONFIG_CMD_ASKENV
#define CONFIG_CMD_DHCP

#if defined(CONFIG_PCI)
#define CONFIG_CMD_PCI
#endif

#if defined(CFG_RAMBOOT)
#undef CONFIG_CMD_ENV
#undef CONFIG_CMD_LOADS
#endif

#undef CONFIG_WATCHDOG		/* watchdog disabled */

/*
 * Miscellaneous configurable options
 */
#define CFG_LONGHELP		/* undef to save memory */
#define CFG_LOAD_ADDR		0x2000000 /* default load address */
#define CFG_PROMPT		"=> "	/* Monitor Command Prompt */

#if defined(CONFIG_CMD_KGDB)
	#define CFG_CBSIZE	1024 /* Console I/O Buffer Size */
#else
	#define CFG_CBSIZE	256 /* Console I/O Buffer Size */
#endif

#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
#define CFG_MAXARGS	16		/* max number of command args */
#define CFG_BARGSIZE	CFG_CBSIZE	/* Boot Argument Buffer Size */
#define CFG_HZ		1000		/* decrementer freq: 1ms ticks */

/*
 * For booting Linux, the board info and command line data
 * have to be in the first 8 MB of memory, since this is
 * the maximum mapped by the Linux kernel during initialization.
 */
#define CFG_BOOTMAPSZ		(8 << 20) /* Initial Memory map for Linux */

/*
 * Core HID Setup
 */
#define CFG_HID0_INIT		0x000000000
#define CFG_HID0_FINAL		HID0_ENABLE_MACHINE_CHECK
#define CFG_HID2		HID2_HBE

/*
 * MMU Setup
 */

#define CONFIG_HIGH_BATS	1	/* High BATs supported */

/* DDR: cache cacheable */
#define CFG_IBAT0L	(CFG_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
#define CFG_IBAT0U	(CFG_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT0L	CFG_IBAT0L
#define CFG_DBAT0U	CFG_IBAT0U

/* IMMRBAR & PCI IO: cache-inhibit and guarded */
#define CFG_IBAT1L	(CFG_IMMR | BATL_PP_10 | \
			BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_IBAT1U	(CFG_IMMR | BATU_BL_4M | BATU_VS | BATU_VP)
#define CFG_DBAT1L	CFG_IBAT1L
#define CFG_DBAT1U	CFG_IBAT1U

/* NAND: cache-inhibit and guarded */
#define CFG_IBAT2L	(CFG_NAND_BASE | BATL_PP_10 | BATL_CACHEINHIBIT |\
			 BATL_GUARDEDSTORAGE)
#define CFG_IBAT2U	(CFG_NAND_BASE | BATU_BL_64M | BATU_VS | BATU_VP)
#define CFG_DBAT2L	CFG_IBAT2L
#define CFG_DBAT2U	CFG_IBAT2U

/* FLASH: icache cacheable, but dcache-inhibit and guarded */
#define CFG_IBAT3L	(CFG_FLASH_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
#define CFG_IBAT3U	(CFG_FLASH_BASE | BATU_BL_32M | BATU_VS | BATU_VP)
#define CFG_DBAT3L	(CFG_FLASH_BASE | BATL_PP_10 | \
			 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_DBAT3U	CFG_IBAT3U

/* Stack in dcache: cacheable, no memory coherence */
#define CFG_IBAT4L	(CFG_INIT_RAM_ADDR | BATL_PP_10)
#define CFG_IBAT4U	(CFG_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
#define CFG_DBAT4L	CFG_IBAT4L
#define CFG_DBAT4U	CFG_IBAT4U

#define CFG_IBAT5L	(CFG_VIDEO_BASE | BATL_PP_10 | BATL_CACHEINHIBIT | \
			 BATL_GUARDEDSTORAGE)
#define CFG_IBAT5U	(CFG_VIDEO_BASE | BATU_BL_64M | BATU_VS | BATU_VP)
#define CFG_DBAT5L	CFG_IBAT5L
#define CFG_DBAT5U	CFG_IBAT5U

#ifdef CONFIG_PCI
/* PCI MEM space: cacheable */
#define CFG_IBAT6L	(CFG_PCI1_MEM_PHYS | BATL_PP_10 | BATL_MEMCOHERENCE)
#define CFG_IBAT6U	(CFG_PCI1_MEM_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT6L	CFG_IBAT6L
#define CFG_DBAT6U	CFG_IBAT6U
/* PCI MMIO space: cache-inhibit and guarded */
#define CFG_IBAT7L	(CFG_PCI1_MMIO_PHYS | BATL_PP_10 | \
			 BATL_CACHEINHIBIT | BATL_GUARDEDSTORAGE)
#define CFG_IBAT7U	(CFG_PCI1_MMIO_PHYS | BATU_BL_256M | BATU_VS | BATU_VP)
#define CFG_DBAT7L	CFG_IBAT7L
#define CFG_DBAT7U	CFG_IBAT7U
#else /* CONFIG_PCI */
#define CFG_IBAT6L	(0)
#define CFG_IBAT6U	(0)
#define CFG_IBAT7L	(0)
#define CFG_IBAT7U	(0)
#define CFG_DBAT6L	CFG_IBAT6L
#define CFG_DBAT6U	CFG_IBAT6U
#define CFG_DBAT7L	CFG_IBAT7L
#define CFG_DBAT7U	CFG_IBAT7U
#endif /* CONFIG_PCI */

/*
 * Internal Definitions
 *
 * Boot Flags
 */
#define BOOTFLAG_COLD	0x01 /* Normal Power-On: Boot from FLASH */
#define BOOTFLAG_WARM	0x02 /* Software reboot */

#if defined(CONFIG_CMD_KGDB)
#define CONFIG_KGDB_BAUDRATE	230400	/* speed of kgdb serial port */
#define CONFIG_KGDB_SER_INDEX	2	/* which serial port to use */
#endif

/*
 * Environment Configuration
 */
#define CONFIG_ENV_OVERWRITE

#if defined(CONFIG_UEC_ETH)
#define CONFIG_HAS_ETH0
#define CONFIG_HAS_ETH1
#define CONFIG_HAS_ETH2
#define CONFIG_HAS_ETH3
#define CONFIG_ETHADDR	00:04:9f:ef:01:01
#define CONFIG_ETH1ADDR	00:04:9f:ef:01:02
#define CONFIG_ETH2ADDR	00:04:9f:ef:01:03
#define CONFIG_ETH3ADDR	00:04:9f:ef:01:04
#endif

#define CONFIG_BAUDRATE 115200

#define CONFIG_LOADADDR	a00000
#define CONFIG_HOSTNAME	mpc8360erdk
#define CONFIG_BOOTFILE	uImage

#define CONFIG_IPADDR		10.0.0.99
#define CONFIG_SERVERIP		10.0.0.2
#define CONFIG_GATEWAYIP	10.0.0.2
#define CONFIG_NETMASK		255.255.255.0
#define CONFIG_ROOTPATH		/nfsroot/

#define	CONFIG_BOOTDELAY 2	/* -1 disables auto-boot */
#undef	CONFIG_BOOTARGS		/* the boot command will set bootargs */

#define CONFIG_EXTRA_ENV_SETTINGS \
   "netdev=eth0\0"\
   "consoledev=ttyS0\0"\
   "loadaddr=a00000\0"\
   "fdtaddr=900000\0"\
   "fdtfile=dtb\0"\
   "fsfile=fs\0"\
   "ubootfile=u-boot.bin\0"\
   "mtdparts=mtdparts=60000000.nand-flash:4096k(kernel),128k(dtb),-(rootfs)\0"\
   "setbootargs=setenv bootargs console=$consoledev,$baudrate "\
		"$mtdparts panic=1\0"\
   "adddhcpargs=setenv bootargs $bootargs ip=on\0"\
   "addnfsargs=setenv bootargs $bootargs ip=$ipaddr:$serverip:"\
		"$gatewayip:$netmask:$hostname:$netdev:off "\
		"root=/dev/nfs rw nfsroot=$serverip:$rootpath\0"\
   "addnandargs=setenv bootargs $bootargs root=/dev/mtdblock3 "\
		"rootfstype=jffs2 rw\0"\
   "tftp_get_uboot=tftp 100000 $ubootfile\0"\
   "tftp_get_kernel=tftp $loadaddr $bootfile\0"\
   "tftp_get_dtb=tftp $fdtaddr $fdtfile\0"\
   "tftp_get_fs=tftp c00000 $fsfile\0"\
   "nand_erase_kernel=nand erase 0 400000\0"\
   "nand_erase_dtb=nand erase 400000 20000\0"\
   "nand_erase_fs=nand erase 420000 3be0000\0"\
   "nand_write_kernel=nand write.jffs2 $loadaddr 0 400000\0"\
   "nand_write_dtb=nand write.jffs2 $fdtaddr 400000 20000\0"\
   "nand_write_fs=nand write.jffs2 c00000 420000 $filesize\0"\
   "nand_read_kernel=nand read.jffs2 $loadaddr 0 400000\0"\
   "nand_read_dtb=nand read.jffs2 $fdtaddr 400000 20000\0"\
   "nor_reflash=protect off ff800000 ff87ffff ; erase ff800000 ff87ffff ; "\
		"cp.b 100000 ff800000 $filesize\0"\
   "nand_reflash_kernel=run tftp_get_kernel nand_erase_kernel "\
		"nand_write_kernel\0"\
   "nand_reflash_dtb=run tftp_get_dtb nand_erase_dtb nand_write_dtb\0"\
   "nand_reflash_fs=run tftp_get_fs nand_erase_fs nand_write_fs\0"\
   "nand_reflash=run nand_reflash_kernel nand_reflash_dtb "\
		"nand_reflash_fs\0"\
   "boot_m=bootm $loadaddr - $fdtaddr\0"\
   "dhcpboot=dhcp ; run setbootargs adddhcpargs tftp_get_dtb boot_m\0"\
   "nfsboot=run setbootargs addnfsargs tftp_get_kernel tftp_get_dtb "\
		"boot_m\0"\
   "nandboot=run setbootargs addnandargs nand_read_kernel nand_read_dtb "\
		"boot_m\0"\
   ""

#define CONFIG_BOOTCOMMAND "run dhcpboot"

#endif /* __CONFIG_H */
Commit	Line	Data
fab6f556 AV	1	/*
	2	* Copyright (C) 2006 Freescale Semiconductor, Inc.
	3	* Dave Liu <daveliu@freescale.com>
	4	*
	5	* Copyright (C) 2007 Logic Product Development, Inc.
	6	* Peter Barada <peterb@logicpd.com>
	7	*
	8	* Copyright (C) 2007 MontaVista Software, Inc.
	9	* Anton Vorontsov <avorontsov@ru.mvista.com>
	10	*
	11	* This program is free software; you can redistribute it and/or
	12	* modify it under the terms of the GNU General Public License as
	13	* published by the Free Software Foundation; either version 2 of
	14	* the License, or (at your option) any later version.
	15	*/
	16
	17	#ifndef __CONFIG_H
	18	#define __CONFIG_H
	19
fab6f556 AV	20	/*
	21	* High Level Configuration Options
	22	*/
	23	#define CONFIG_E300 1 /* E300 family */
	24	#define CONFIG_QE 1 /* Has QE */
	25	#define CONFIG_MPC83XX 1 /* MPC83XX family */
	26	#define CONFIG_MPC8360 1 /* MPC8360 CPU specific */
	27	#define CONFIG_MPC8360ERDK 1 /* MPC8360ERDK board specific */
	28
	29	/*
	30	* System Clock Setup
	31	*/
	32	#ifdef CONFIG_CLKIN_33MHZ
f700e7df AV	33	#define CONFIG_83XX_CLKIN 33333333
f700e7df AV	34	#define CONFIG_SYS_CLK_FREQ 33333333
fab6f556 AV	35	#define PCI_33M 1
	36	#define HRCWL_CSB_TO_CLKIN_MPC8360ERDK HRCWL_CSB_TO_CLKIN_10X1
	37	#else
	38	#define CONFIG_83XX_CLKIN 66000000
	39	#define CONFIG_SYS_CLK_FREQ 66000000
	40	#define PCI_66M 1
	41	#define HRCWL_CSB_TO_CLKIN_MPC8360ERDK HRCWL_CSB_TO_CLKIN_5X1
	42	#endif /* CONFIG_CLKIN_33MHZ */
	43
	44	/*
	45	* Hardware Reset Configuration Word
	46	*/
	47	#define CFG_HRCW_LOW (\
	48	HRCWL_LCL_BUS_TO_SCB_CLK_1X1 \|\
	49	HRCWL_DDR_TO_SCB_CLK_1X1 \|\
	50	HRCWL_CSB_TO_CLKIN_MPC8360ERDK \|\
	51	HRCWL_CORE_TO_CSB_2X1 \|\
	52	HRCWL_CE_TO_PLL_1X15)
	53
	54	#define CFG_HRCW_HIGH (\
	55	HRCWH_PCI_HOST \|\
	56	HRCWH_PCI1_ARBITER_ENABLE \|\
	57	HRCWH_PCICKDRV_ENABLE \|\
	58	HRCWH_CORE_ENABLE \|\
	59	HRCWH_FROM_0X00000100 \|\
	60	HRCWH_BOOTSEQ_DISABLE \|\
	61	HRCWH_SW_WATCHDOG_DISABLE \|\
	62	HRCWH_ROM_LOC_LOCAL_16BIT \|\
	63	HRCWH_SECONDARY_DDR_DISABLE \|\
	64	HRCWH_BIG_ENDIAN \|\
	65	HRCWH_LALE_EARLY)
	66
	67	/*
	68	* System IO Config
	69	*/
	70	#define CFG_SICRH 0x00000000
	71	#define CFG_SICRL 0x40000000
	72
	73	#define CONFIG_BOARD_EARLY_INIT_F /* call board_pre_init */
	74	#define CONFIG_BOARD_EARLY_INIT_R
	75
	76	/*
	77	* IMMR new address
	78	*/
	79	#define CFG_IMMR 0xE0000000
	80
	81	/*
	82	* DDR Setup
	83	*/
	84	#define CFG_DDR_BASE 0x00000000 /* DDR is system memory */
	85	#define CFG_SDRAM_BASE CFG_DDR_BASE
	86	#define CFG_DDR_SDRAM_BASE CFG_DDR_BASE
	87	#define CFG_DDR_SDRAM_CLK_CNTL (DDR_SDRAM_CLK_CNTL_SS_EN \| \
	88	DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
	89
	90	#define CFG_83XX_DDR_USES_CS0
	91
d892b2db AV	92	#define CONFIG_DDR_ECC /* support DDR ECC function */
d892b2db AV	93	#define CONFIG_DDR_ECC_CMD /* Use DDR ECC user commands */
fab6f556 AV	94
	95	/*
	96	* DDRCDR - DDR Control Driver Register
	97	*/
	98	#define CFG_DDRCDR_VALUE 0x80080001
	99
	100	#undef CONFIG_SPD_EEPROM /* Do not use SPD EEPROM for DDR setup */
	101
	102	/*
	103	* Manually set up DDR parameters
	104	*/
	105	#define CONFIG_DDR_II
	106	#define CFG_DDR_SIZE 256 /* MB */
fab6f556 AV	107	#define CFG_DDR_CS0_BNDS 0x0000000f
fab6f556 AV	108	#define CFG_DDR_CS0_CONFIG (CSCONFIG_EN \| CSCONFIG_ROW_BIT_13 \| \
d892b2db AV	109	CSCONFIG_COL_BIT_10 \| CSCONFIG_ODT_WR_ACS)
	110	#define CFG_DDR_SDRAM_CFG (SDRAM_CFG_SDRAM_TYPE_DDR2 \| SDRAM_CFG_ECC_EN)
	111	#define CFG_DDR_SDRAM_CFG2 0x00001000
	112	#define CFG_DDR_CLK_CNTL (DDR_SDRAM_CLK_CNTL_CLK_ADJUST_05)
	113	#define CFG_DDR_INTERVAL ((256 << SDRAM_INTERVAL_BSTOPRE_SHIFT) \| \
	114	(1115 << SDRAM_INTERVAL_REFINT_SHIFT))
fab6f556 AV	115	#define CFG_DDR_MODE 0x47800432
fab6f556 AV	116	#define CFG_DDR_MODE2 0x8000c000
d892b2db AV	117
	118	#define CFG_DDR_TIMING_0 ((2 << TIMING_CFG0_MRS_CYC_SHIFT) \| \
	119	(9 << TIMING_CFG0_ODT_PD_EXIT_SHIFT) \| \
	120	(3 << TIMING_CFG0_PRE_PD_EXIT_SHIFT) \| \
	121	(3 << TIMING_CFG0_ACT_PD_EXIT_SHIFT) \| \
	122	(0 << TIMING_CFG0_WWT_SHIFT) \| \
	123	(0 << TIMING_CFG0_RRT_SHIFT) \| \
	124	(0 << TIMING_CFG0_WRT_SHIFT) \| \
	125	(0 << TIMING_CFG0_RWT_SHIFT))
	126
	127	#define CFG_DDR_TIMING_1 (( TIMING_CFG1_CASLAT_30) \| \
	128	( 2 << TIMING_CFG1_WRTORD_SHIFT) \| \
	129	( 2 << TIMING_CFG1_ACTTOACT_SHIFT) \| \
	130	( 3 << TIMING_CFG1_WRREC_SHIFT) \| \
	131	(10 << TIMING_CFG1_REFREC_SHIFT) \| \
	132	( 3 << TIMING_CFG1_ACTTORW_SHIFT) \| \
	133	( 8 << TIMING_CFG1_ACTTOPRE_SHIFT) \| \
	134	( 3 << TIMING_CFG1_PRETOACT_SHIFT))
	135
	136	#define CFG_DDR_TIMING_2 ((9 << TIMING_CFG2_FOUR_ACT_SHIFT) \| \
	137	(4 << TIMING_CFG2_CKE_PLS_SHIFT) \| \
	138	(2 << TIMING_CFG2_WR_DATA_DELAY_SHIFT) \| \
	139	(2 << TIMING_CFG2_RD_TO_PRE_SHIFT) \| \
	140	(2 << TIMING_CFG2_WR_LAT_DELAY_SHIFT) \| \
	141	(0 << TIMING_CFG2_ADD_LAT_SHIFT) \| \
	142	(0 << TIMING_CFG2_CPO_SHIFT))
	143
	144	#define CFG_DDR_TIMING_3 0x00000000
fab6f556 AV	145
	146	/*
	147	* Memory test
	148	*/
	149	#undef CFG_DRAM_TEST /* memory test, takes time */
	150	#define CFG_MEMTEST_START 0x00000000 /* memtest region */
	151	#define CFG_MEMTEST_END 0x00100000
	152
	153	/*
	154	* The reserved memory
	155	*/
	156	#define CFG_MONITOR_BASE TEXT_BASE /* start of monitor */
	157	#define CFG_FLASH_BASE 0xFF800000 /* FLASH base address */
	158
	159	#if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
	160	#define CFG_RAMBOOT
	161	#else
	162	#undef CFG_RAMBOOT
	163	#endif
	164
	165	#define CFG_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
	166	#define CFG_MALLOC_LEN (128 * 1024) /* Reserved for malloc */
	167
	168	/*
	169	* Initial RAM Base Address Setup
	170	*/
	171	#define CFG_INIT_RAM_LOCK 1
	172	#define CFG_INIT_RAM_ADDR 0xE6000000 /* Initial RAM address */
	173	#define CFG_INIT_RAM_END 0x1000 /* End of used area in RAM */
	174	#define CFG_GBL_DATA_SIZE 0x100 /* num bytes initial data */
	175	#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
	176
	177	/*
	178	* Local Bus Configuration & Clock Setup
	179	*/
	180	#define CFG_LCRR (LCRR_DBYP \| LCRR_CLKDIV_4)
	181	#define CFG_LBC_LBCR 0x00000000
	182
	183	/*
	184	* FLASH on the Local Bus
	185	*/
	186	#define CFG_FLASH_CFI /* use the Common Flash Interface */
00b1883a	187	#define CONFIG_FLASH_CFI_DRIVER /* use the CFI driver */
fab6f556 AV	188	#define CFG_FLASH_SIZE 8 /* max FLASH size is 32M */
	189	#define CFG_FLASH_PROTECTION 1 /* Use intel Flash protection. */
	190
	191	#define CFG_LBLAWBAR0_PRELIM CFG_FLASH_BASE /* Window base at flash base */
	192	#define CFG_LBLAWAR0_PRELIM 0x80000018 /* 32MB window size */
	193
	194	#define CFG_BR0_PRELIM (CFG_FLASH_BASE \| /* Flash Base address */ \
	195	(2 << BR_PS_SHIFT) \| /* 16 bit port size */ \
	196	BR_V) /* valid */
	197	#define CFG_OR0_PRELIM ((~(CFG_FLASH_SIZE - 1) << 20) \| OR_UPM_XAM \| \
f9023afb	198	OR_GPCM_CSNT \| OR_GPCM_ACS_DIV2 \| \
fab6f556 AV	199	OR_GPCM_XACS \| OR_GPCM_SCY_15 \| \
	200	OR_GPCM_TRLX \| OR_GPCM_EHTR \| OR_GPCM_EAD)
	201
	202	#define CFG_MAX_FLASH_BANKS 1 /* number of banks */
	203	#define CFG_MAX_FLASH_SECT 256 /* max sectors per device */
	204
	205	#undef CFG_FLASH_CHECKSUM
	206
	207	/*
	208	* NAND flash on the local bus
	209	*/
	210	#define CFG_NAND_BASE 0x60000000
7ad95949 AV	211	#define CONFIG_CMD_NAND 1
	212	#define CONFIG_NAND_FSL_UPM 1
	213	#define CFG_MAX_NAND_DEVICE 1
	214	#define NAND_MAX_CHIPS 1
	215	#define CONFIG_MTD_NAND_VERIFY_WRITE
fab6f556 AV	216
	217	#define CFG_LBLAWBAR1_PRELIM CFG_NAND_BASE
	218	#define CFG_LBLAWAR1_PRELIM 0x8000001b /* Access window size 4K */
	219
	220	/* Port size 8 bit, UPMA */
	221	#define CFG_BR1_PRELIM (CFG_NAND_BASE \| 0x00000881)
	222	#define CFG_OR1_PRELIM 0xfc000001
	223
	224	/*
	225	* Fujitsu MB86277 (MINT) graphics controller
	226	*/
	227	#define CFG_VIDEO_BASE 0x70000000
	228
	229	#define CFG_LBLAWBAR2_PRELIM CFG_VIDEO_BASE
	230	#define CFG_LBLAWAR2_PRELIM 0x80000019 /* Access window size 64MB */
	231
	232	/* Port size 32 bit, UPMB */
	233	#define CFG_BR2_PRELIM (CFG_VIDEO_BASE \| 0x000018a1) /* PS=11, UPMB */
	234	#define CFG_OR2_PRELIM 0xfc000001 /* (64MB, EAD=1) */
	235
	236	/*
	237	* Serial Port
	238	*/
	239	#define CONFIG_CONS_INDEX 1
	240	#undef CONFIG_SERIAL_SOFTWARE_FIFO
	241	#define CFG_NS16550
	242	#define CFG_NS16550_SERIAL
	243	#define CFG_NS16550_REG_SIZE 1
	244	#define CFG_NS16550_CLK get_bus_freq(0)
	245
	246	#define CFG_BAUDRATE_TABLE \
	247	{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200,}
	248
	249	#define CFG_NS16550_COM1 (CFG_IMMR+0x4500)
	250	#define CFG_NS16550_COM2 (CFG_IMMR+0x4600)
	251
	252	#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
	253	/* Use the HUSH parser */
	254	#define CFG_HUSH_PARSER
	255	#ifdef CFG_HUSH_PARSER
	256	#define CFG_PROMPT_HUSH_PS2 "> "
	257	#endif
	258
	259	/* Pass open firmware flat tree */
	260	#define CONFIG_OF_LIBFDT 1
	261	#define CONFIG_OF_BOARD_SETUP 1
3a0cfdd5	262	#define CONFIG_OF_STDOUT_VIA_ALIAS
fab6f556 AV	263
	264	/* I2C */
	265	#define CONFIG_HARD_I2C /* I2C with hardware support */
	266	#undef CONFIG_SOFT_I2C /* I2C bit-banged */
	267	#define CONFIG_FSL_I2C
	268	#define CONFIG_I2C_MULTI_BUS
	269	#define CONFIG_I2C_CMD_TREE
	270	#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
	271	#define CFG_I2C_SLAVE 0x7F
2b2f43ed	272	#define CFG_I2C_NOPROBES {{0x52}} /* Don't probe these addrs */
fab6f556 AV	273	#define CFG_I2C_OFFSET 0x3000
	274	#define CFG_I2C2_OFFSET 0x3100
	275
	276	/*
	277	* General PCI
	278	* Addresses are mapped 1-1.
	279	*/
	280	#define CONFIG_PCI
	281	#define CONFIG_83XX_GENERIC_PCI 1
	282
	283	#define CFG_PCI1_MEM_BASE 0x80000000
	284	#define CFG_PCI1_MEM_PHYS CFG_PCI1_MEM_BASE
	285	#define CFG_PCI1_MEM_SIZE 0x10000000 /* 256M */
	286	#define CFG_PCI1_MMIO_BASE 0x90000000
	287	#define CFG_PCI1_MMIO_PHYS CFG_PCI1_MMIO_BASE
	288	#define CFG_PCI1_MMIO_SIZE 0x10000000 /* 256M */
	289	#define CFG_PCI1_IO_BASE 0xE0300000
	290	#define CFG_PCI1_IO_PHYS 0xE0300000
	291	#define CFG_PCI1_IO_SIZE 0x100000 /* 1M */
	292
	293	#ifdef CONFIG_PCI
	294
	295	#define CONFIG_NET_MULTI
	296	#define CONFIG_PCI_PNP /* do pci plug-and-play */
	297
	298	#undef CONFIG_EEPRO100
	299	#undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
	300	#define CFG_PCI_SUBSYS_VENDORID 0x1957 /* Freescale */
	301
	302	#endif /* CONFIG_PCI */
	303
	304
	305	#ifndef CONFIG_NET_MULTI
	306	#define CONFIG_NET_MULTI 1
	307	#endif
	308
	309	/*
	310	* QE UEC ethernet configuration
	311	*/
	312	#define CONFIG_UEC_ETH
711a7946	313	#define CONFIG_ETHPRIME "FSL UEC0"
fab6f556 AV	314
	315	#define CONFIG_UEC_ETH1 /* GETH1 */
	316
	317	#ifdef CONFIG_UEC_ETH1
	318	#define CFG_UEC1_UCC_NUM 0 /* UCC1 */
	319	#define CFG_UEC1_RX_CLK QE_CLK_NONE
	320	#define CFG_UEC1_TX_CLK QE_CLK9
	321	#define CFG_UEC1_ETH_TYPE GIGA_ETH
	322	#define CFG_UEC1_PHY_ADDR 2
9a3e832a	323	#define CFG_UEC1_INTERFACE_MODE ENET_1000_RGMII_RXID
fab6f556 AV	324	#endif
	325
	326	#define CONFIG_UEC_ETH2 /* GETH2 */
	327
	328	#ifdef CONFIG_UEC_ETH2
	329	#define CFG_UEC2_UCC_NUM 1 /* UCC2 */
	330	#define CFG_UEC2_RX_CLK QE_CLK_NONE
	331	#define CFG_UEC2_TX_CLK QE_CLK4
	332	#define CFG_UEC2_ETH_TYPE GIGA_ETH
	333	#define CFG_UEC2_PHY_ADDR 4
9a3e832a	334	#define CFG_UEC2_INTERFACE_MODE ENET_1000_RGMII_RXID
fab6f556 AV	335	#endif
	336
	337	/*
	338	* Environment
	339	*/
	340
	341	#ifndef CFG_RAMBOOT
	342	#define CFG_ENV_IS_IN_FLASH 1
	343	#define CFG_ENV_ADDR (CFG_MONITOR_BASE + 0x40000)
	344	#define CFG_ENV_SECT_SIZE 0x20000 /* 128K(one sector) for env */
	345	#define CFG_ENV_SIZE 0x20000
	346	#else /* CFG_RAMBOOT */
	347	#define CFG_NO_FLASH 1 /* Flash is not usable now */
93f6d725	348	#define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */
fab6f556 AV	349	#define CFG_ENV_ADDR (CFG_MONITOR_BASE - 0x1000)
	350	#define CFG_ENV_SIZE 0x2000
	351	#endif /* CFG_RAMBOOT */
	352
	353	#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
	354	#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
	355
	356	/*
	357	* BOOTP options
	358	*/
	359	#define CONFIG_BOOTP_BOOTFILESIZE
	360	#define CONFIG_BOOTP_BOOTPATH
	361	#define CONFIG_BOOTP_GATEWAY
	362	#define CONFIG_BOOTP_HOSTNAME
	363
	364
	365	/*
	366	* Command line configuration.
	367	*/
	368	#include <config_cmd_default.h>
	369
	370	#define CONFIG_CMD_PING
	371	#define CONFIG_CMD_I2C
	372	#define CONFIG_CMD_ASKENV
3419eb62	373	#define CONFIG_CMD_DHCP
fab6f556 AV	374
	375	#if defined(CONFIG_PCI)
	376	#define CONFIG_CMD_PCI
	377	#endif
	378
	379	#if defined(CFG_RAMBOOT)
	380	#undef CONFIG_CMD_ENV
	381	#undef CONFIG_CMD_LOADS
	382	#endif
	383
	384	#undef CONFIG_WATCHDOG /* watchdog disabled */
	385
	386	/*
	387	* Miscellaneous configurable options
	388	*/
	389	#define CFG_LONGHELP /* undef to save memory */
	390	#define CFG_LOAD_ADDR 0x2000000 /* default load address */
	391	#define CFG_PROMPT "=> " /* Monitor Command Prompt */
	392
	393	#if defined(CONFIG_CMD_KGDB)
	394	#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
	395	#else
	396	#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
	397	#endif
	398
	399	#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
	400	#define CFG_MAXARGS 16 /* max number of command args */
	401	#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
	402	#define CFG_HZ 1000 /* decrementer freq: 1ms ticks */
	403
	404	/*
	405	* For booting Linux, the board info and command line data
	406	* have to be in the first 8 MB of memory, since this is
	407	* the maximum mapped by the Linux kernel during initialization.
	408	*/
	409	#define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
	410
	411	/*
	412	* Core HID Setup
	413	*/
	414	#define CFG_HID0_INIT 0x000000000
	415	#define CFG_HID0_FINAL HID0_ENABLE_MACHINE_CHECK
	416	#define CFG_HID2 HID2_HBE
	417
fab6f556 AV	418	/*
	419	* MMU Setup
	420	*/
	421
31d82672 BB	422	#define CONFIG_HIGH_BATS 1 /* High BATs supported */
31d82672 BB	423
fab6f556 AV	424	/* DDR: cache cacheable */
	425	#define CFG_IBAT0L (CFG_SDRAM_BASE \| BATL_PP_10 \| BATL_MEMCOHERENCE)
	426	#define CFG_IBAT0U (CFG_SDRAM_BASE \| BATU_BL_256M \| BATU_VS \| BATU_VP)
	427	#define CFG_DBAT0L CFG_IBAT0L
	428	#define CFG_DBAT0U CFG_IBAT0U
	429
	430	/* IMMRBAR & PCI IO: cache-inhibit and guarded */
	431	#define CFG_IBAT1L (CFG_IMMR \| BATL_PP_10 \| \
	432	BATL_CACHEINHIBIT \| BATL_GUARDEDSTORAGE)
	433	#define CFG_IBAT1U (CFG_IMMR \| BATU_BL_4M \| BATU_VS \| BATU_VP)
	434	#define CFG_DBAT1L CFG_IBAT1L
	435	#define CFG_DBAT1U CFG_IBAT1U
	436
	437	/* NAND: cache-inhibit and guarded */
	438	#define CFG_IBAT2L (CFG_NAND_BASE \| BATL_PP_10 \| BATL_CACHEINHIBIT \|\
	439	BATL_GUARDEDSTORAGE)
	440	#define CFG_IBAT2U (CFG_NAND_BASE \| BATU_BL_64M \| BATU_VS \| BATU_VP)
	441	#define CFG_DBAT2L CFG_IBAT2L
	442	#define CFG_DBAT2U CFG_IBAT2U
	443
	444	/* FLASH: icache cacheable, but dcache-inhibit and guarded */
	445	#define CFG_IBAT3L (CFG_FLASH_BASE \| BATL_PP_10 \| BATL_MEMCOHERENCE)
	446	#define CFG_IBAT3U (CFG_FLASH_BASE \| BATU_BL_32M \| BATU_VS \| BATU_VP)
	447	#define CFG_DBAT3L (CFG_FLASH_BASE \| BATL_PP_10 \| \
	448	BATL_CACHEINHIBIT \| BATL_GUARDEDSTORAGE)
	449	#define CFG_DBAT3U CFG_IBAT3U
	450
	451	/* Stack in dcache: cacheable, no memory coherence */
	452	#define CFG_IBAT4L (CFG_INIT_RAM_ADDR \| BATL_PP_10)
	453	#define CFG_IBAT4U (CFG_INIT_RAM_ADDR \| BATU_BL_128K \| BATU_VS \| BATU_VP)
	454	#define CFG_DBAT4L CFG_IBAT4L
	455	#define CFG_DBAT4U CFG_IBAT4U
	456
	457	#define CFG_IBAT5L (CFG_VIDEO_BASE \| BATL_PP_10 \| BATL_CACHEINHIBIT \| \
	458	BATL_GUARDEDSTORAGE)
	459	#define CFG_IBAT5U (CFG_VIDEO_BASE \| BATU_BL_64M \| BATU_VS \| BATU_VP)
	460	#define CFG_DBAT5L CFG_IBAT5L
	461	#define CFG_DBAT5U CFG_IBAT5U
	462
	463	#ifdef CONFIG_PCI
	464	/* PCI MEM space: cacheable */
	465	#define CFG_IBAT6L (CFG_PCI1_MEM_PHYS \| BATL_PP_10 \| BATL_MEMCOHERENCE)
	466	#define CFG_IBAT6U (CFG_PCI1_MEM_PHYS \| BATU_BL_256M \| BATU_VS \| BATU_VP)
	467	#define CFG_DBAT6L CFG_IBAT6L
	468	#define CFG_DBAT6U CFG_IBAT6U
	469	/* PCI MMIO space: cache-inhibit and guarded */
	470	#define CFG_IBAT7L (CFG_PCI1_MMIO_PHYS \| BATL_PP_10 \| \
	471	BATL_CACHEINHIBIT \| BATL_GUARDEDSTORAGE)
	472	#define CFG_IBAT7U (CFG_PCI1_MMIO_PHYS \| BATU_BL_256M \| BATU_VS \| BATU_VP)
	473	#define CFG_DBAT7L CFG_IBAT7L
	474	#define CFG_DBAT7U CFG_IBAT7U
	475	#else /* CONFIG_PCI */
	476	#define CFG_IBAT6L (0)
	477	#define CFG_IBAT6U (0)
	478	#define CFG_IBAT7L (0)
	479	#define CFG_IBAT7U (0)
	480	#define CFG_DBAT6L CFG_IBAT6L
	481	#define CFG_DBAT6U CFG_IBAT6U
	482	#define CFG_DBAT7L CFG_IBAT7L
	483	#define CFG_DBAT7U CFG_IBAT7U
	484	#endif /* CONFIG_PCI */
	485
	486	/*
	487	* Internal Definitions
488	*
489	* Boot Flags
490	*/
491	#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
492	#define BOOTFLAG_WARM 0x02 /* Software reboot */
493
494	#if defined(CONFIG_CMD_KGDB)
495	#define CONFIG_KGDB_BAUDRATE 230400 /* speed of kgdb serial port */
496	#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
497	#endif
498
499	/*
500	* Environment Configuration
501	*/
502	#define CONFIG_ENV_OVERWRITE
503
504	#if defined(CONFIG_UEC_ETH)
505	#define CONFIG_HAS_ETH0
506	#define CONFIG_HAS_ETH1
507	#define CONFIG_HAS_ETH2
508	#define CONFIG_HAS_ETH3
509	#define CONFIG_ETHADDR 00:04:9f:ef:01:01
510	#define CONFIG_ETH1ADDR 00:04:9f:ef:01:02
511	#define CONFIG_ETH2ADDR 00:04:9f:ef:01:03
512	#define CONFIG_ETH3ADDR 00:04:9f:ef:01:04
513	#endif
514
515	#define CONFIG_BAUDRATE 115200
516
517	#define CONFIG_LOADADDR a00000
518	#define CONFIG_HOSTNAME mpc8360erdk
519	#define CONFIG_BOOTFILE uImage
520
521	#define CONFIG_IPADDR 10.0.0.99
522	#define CONFIG_SERVERIP 10.0.0.2
523	#define CONFIG_GATEWAYIP 10.0.0.2
524	#define CONFIG_NETMASK 255.255.255.0
525	#define CONFIG_ROOTPATH /nfsroot/
526
527	#define CONFIG_BOOTDELAY 2 /* -1 disables auto-boot */
528	#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
529
530	#define CONFIG_EXTRA_ENV_SETTINGS \
531	"netdev=eth0\0"\
532	"consoledev=ttyS0\0"\
533	"loadaddr=a00000\0"\
534	"fdtaddr=900000\0"\
fab6f556 AV	535	"fdtfile=dtb\0"\
	536	"fsfile=fs\0"\
	537	"ubootfile=u-boot.bin\0"\
7ad95949	538	"mtdparts=mtdparts=60000000.nand-flash:4096k(kernel),128k(dtb),-(rootfs)\0"\
fab6f556	539	"setbootargs=setenv bootargs console=$consoledev,$baudrate "\
53677ef1	540	"$mtdparts panic=1\0"\
fab6f556 AV	541	"adddhcpargs=setenv bootargs $bootargs ip=on\0"\
fab6f556 AV	542	"addnfsargs=setenv bootargs $bootargs ip=$ipaddr:$serverip:"\
53677ef1 WD	543	"$gatewayip:$netmask:$hostname:$netdev:off "\
53677ef1 WD	544	"root=/dev/nfs rw nfsroot=$serverip:$rootpath\0"\
7ad95949 AV	545	"addnandargs=setenv bootargs $bootargs root=/dev/mtdblock3 "\
7ad95949 AV	546	"rootfstype=jffs2 rw\0"\
fab6f556 AV	547	"tftp_get_uboot=tftp 100000 $ubootfile\0"\
	548	"tftp_get_kernel=tftp $loadaddr $bootfile\0"\
	549	"tftp_get_dtb=tftp $fdtaddr $fdtfile\0"\
	550	"tftp_get_fs=tftp c00000 $fsfile\0"\
7ad95949 AV	551	"nand_erase_kernel=nand erase 0 400000\0"\
	552	"nand_erase_dtb=nand erase 400000 20000\0"\
	553	"nand_erase_fs=nand erase 420000 3be0000\0"\
	554	"nand_write_kernel=nand write.jffs2 $loadaddr 0 400000\0"\
	555	"nand_write_dtb=nand write.jffs2 $fdtaddr 400000 20000\0"\
	556	"nand_write_fs=nand write.jffs2 c00000 420000 $filesize\0"\
	557	"nand_read_kernel=nand read.jffs2 $loadaddr 0 400000\0"\
	558	"nand_read_dtb=nand read.jffs2 $fdtaddr 400000 20000\0"\
fab6f556	559	"nor_reflash=protect off ff800000 ff87ffff ; erase ff800000 ff87ffff ; "\
53677ef1	560	"cp.b 100000 ff800000 $filesize\0"\
7ad95949 AV	561	"nand_reflash_kernel=run tftp_get_kernel nand_erase_kernel "\
	562	"nand_write_kernel\0"\
	563	"nand_reflash_dtb=run tftp_get_dtb nand_erase_dtb nand_write_dtb\0"\
	564	"nand_reflash_fs=run tftp_get_fs nand_erase_fs nand_write_fs\0"\
	565	"nand_reflash=run nand_reflash_kernel nand_reflash_dtb "\
	566	"nand_reflash_fs\0"\
fab6f556	567	"boot_m=bootm $loadaddr - $fdtaddr\0"\
3419eb62	568	"dhcpboot=dhcp ; run setbootargs adddhcpargs tftp_get_dtb boot_m\0"\
fab6f556	569	"nfsboot=run setbootargs addnfsargs tftp_get_kernel tftp_get_dtb "\
3419eb62	570	"boot_m\0"\
7ad95949 AV	571	"nandboot=run setbootargs addnandargs nand_read_kernel nand_read_dtb "\
7ad95949 AV	572	"boot_m\0"\
fab6f556 AV	573	""
	574
	575	#define CONFIG_BOOTCOMMAND "run dhcpboot"
	576
	577	#endif /* __CONFIG_H */