]>
Commit | Line | Data |
---|---|---|
42d1f039 | 1 | /* |
7c57f3e8 | 2 | * Copyright 2004, 2011 Freescale Semiconductor. |
42d1f039 WD |
3 | * (C) Copyright 2002,2003 Motorola,Inc. |
4 | * Xianghua Xiao <X.Xiao@motorola.com> | |
5 | * | |
3765b3e7 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
42d1f039 WD |
7 | */ |
8 | ||
0ac6f8b7 WD |
9 | /* |
10 | * mpc8540ads board configuration file | |
11 | * | |
12 | * Please refer to doc/README.mpc85xx for more info. | |
13 | * | |
14 | * Make sure you change the MAC address and other network params first, | |
92ac5208 | 15 | * search for CONFIG_SERVERIP, etc in this file. |
42d1f039 WD |
16 | */ |
17 | ||
18 | #ifndef __CONFIG_H | |
19 | #define __CONFIG_H | |
20 | ||
21 | /* High Level Configuration Options */ | |
0ac6f8b7 WD |
22 | #define CONFIG_BOOKE 1 /* BOOKE */ |
23 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
0ac6f8b7 WD |
24 | #define CONFIG_MPC8540 1 /* MPC8540 specific */ |
25 | #define CONFIG_MPC8540ADS 1 /* MPC8540ADS board specific */ | |
26 | ||
2ae18241 WD |
27 | /* |
28 | * default CCARBAR is at 0xff700000 | |
29 | * assume U-Boot is less than 0.5MB | |
30 | */ | |
31 | #define CONFIG_SYS_TEXT_BASE 0xfff80000 | |
32 | ||
288693ab JL |
33 | #ifndef CONFIG_HAS_FEC |
34 | #define CONFIG_HAS_FEC 1 /* 8540 has FEC */ | |
35 | #endif | |
36 | ||
842033e6 | 37 | #define CONFIG_PCI_INDIRECT_BRIDGE |
0151cbac | 38 | #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */ |
53677ef1 | 39 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
42d1f039 | 40 | #define CONFIG_ENV_OVERWRITE |
7232a272 | 41 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
42d1f039 | 42 | |
0ac6f8b7 WD |
43 | /* |
44 | * sysclk for MPC85xx | |
45 | * | |
46 | * Two valid values are: | |
47 | * 33000000 | |
48 | * 66000000 | |
49 | * | |
50 | * Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz | |
9aea9530 WD |
51 | * is likely the desired value here, so that is now the default. |
52 | * The board, however, can run at 66MHz. In any event, this value | |
53 | * must match the settings of some switches. Details can be found | |
54 | * in the README.mpc85xxads. | |
34c3c0e0 MM |
55 | * |
56 | * XXX -- Can't we run at 66 MHz, anyway? PCI should drop to | |
57 | * 33MHz to accommodate, based on a PCI pin. | |
58 | * Note that PCI-X won't work at 33MHz. | |
0ac6f8b7 WD |
59 | */ |
60 | ||
9aea9530 | 61 | #ifndef CONFIG_SYS_CLK_FREQ |
34c3c0e0 | 62 | #define CONFIG_SYS_CLK_FREQ 33000000 |
42d1f039 WD |
63 | #endif |
64 | ||
0ac6f8b7 WD |
65 | /* |
66 | * These can be toggled for performance analysis, otherwise use default. | |
67 | */ | |
68 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
69 | #define CONFIG_BTB /* toggle branch predition */ | |
42d1f039 | 70 | |
6d0f6bcf JCPV |
71 | #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest region */ |
72 | #define CONFIG_SYS_MEMTEST_END 0x00400000 | |
42d1f039 | 73 | |
e46fedfe TT |
74 | #define CONFIG_SYS_CCSRBAR 0xe0000000 |
75 | #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR | |
42d1f039 | 76 | |
9617c8d4 | 77 | /* DDR Setup */ |
5614e71b | 78 | #define CONFIG_SYS_FSL_DDR1 |
9617c8d4 KG |
79 | #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/ |
80 | #define CONFIG_DDR_SPD | |
81 | #undef CONFIG_FSL_DDR_INTERACTIVE | |
82 | ||
83 | #define CONFIG_MEM_INIT_VALUE 0xDeadBeef | |
9aea9530 | 84 | |
6d0f6bcf JCPV |
85 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/ |
86 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
9aea9530 | 87 | |
9617c8d4 KG |
88 | #define CONFIG_NUM_DDR_CONTROLLERS 1 |
89 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
90 | #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR) | |
91 | ||
92 | /* I2C addresses of SPD EEPROMs */ | |
93 | #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */ | |
94 | ||
95 | /* These are used when DDR doesn't use SPD. */ | |
6d0f6bcf JCPV |
96 | #define CONFIG_SYS_SDRAM_SIZE 128 /* DDR is 128MB */ |
97 | #define CONFIG_SYS_DDR_CS0_BNDS 0x00000007 /* 0-128MB */ | |
98 | #define CONFIG_SYS_DDR_CS0_CONFIG 0x80000002 | |
99 | #define CONFIG_SYS_DDR_TIMING_1 0x37344321 | |
100 | #define CONFIG_SYS_DDR_TIMING_2 0x00000800 /* P9-45,may need tuning */ | |
101 | #define CONFIG_SYS_DDR_CONTROL 0xc2000000 /* unbuffered,no DYN_PWR */ | |
102 | #define CONFIG_SYS_DDR_MODE 0x00000062 /* DLL,normal,seq,4/2.5 */ | |
103 | #define CONFIG_SYS_DDR_INTERVAL 0x05200100 /* autocharge,no open page */ | |
42d1f039 | 104 | |
0ac6f8b7 WD |
105 | /* |
106 | * SDRAM on the Local Bus | |
107 | */ | |
6d0f6bcf JCPV |
108 | #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */ |
109 | #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */ | |
42d1f039 | 110 | |
6d0f6bcf JCPV |
111 | #define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH 16M */ |
112 | #define CONFIG_SYS_BR0_PRELIM 0xff001801 /* port size 32bit */ | |
42d1f039 | 113 | |
6d0f6bcf JCPV |
114 | #define CONFIG_SYS_OR0_PRELIM 0xff006ff7 /* 16MB Flash */ |
115 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* number of banks */ | |
116 | #define CONFIG_SYS_MAX_FLASH_SECT 64 /* sectors per device */ | |
117 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
118 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
119 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
0ac6f8b7 | 120 | |
14d0a02a | 121 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */ |
42d1f039 | 122 | |
6d0f6bcf JCPV |
123 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
124 | #define CONFIG_SYS_RAMBOOT | |
42d1f039 | 125 | #else |
6d0f6bcf | 126 | #undef CONFIG_SYS_RAMBOOT |
42d1f039 WD |
127 | #endif |
128 | ||
00b1883a | 129 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf JCPV |
130 | #define CONFIG_SYS_FLASH_CFI |
131 | #define CONFIG_SYS_FLASH_EMPTY_INFO | |
42d1f039 | 132 | |
0ac6f8b7 WD |
133 | #undef CONFIG_CLOCKS_IN_MHZ |
134 | ||
0ac6f8b7 WD |
135 | /* |
136 | * Local Bus Definitions | |
137 | */ | |
138 | ||
139 | /* | |
140 | * Base Register 2 and Option Register 2 configure SDRAM. | |
6d0f6bcf | 141 | * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000. |
0ac6f8b7 WD |
142 | * |
143 | * For BR2, need: | |
144 | * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0 | |
145 | * port-size = 32-bits = BR2[19:20] = 11 | |
146 | * no parity checking = BR2[21:22] = 00 | |
147 | * SDRAM for MSEL = BR2[24:26] = 011 | |
148 | * Valid = BR[31] = 1 | |
149 | * | |
150 | * 0 4 8 12 16 20 24 28 | |
151 | * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861 | |
152 | * | |
6d0f6bcf | 153 | * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into |
0ac6f8b7 WD |
154 | * FIXME: the top 17 bits of BR2. |
155 | */ | |
156 | ||
6d0f6bcf | 157 | #define CONFIG_SYS_BR2_PRELIM 0xf0001861 |
0ac6f8b7 WD |
158 | |
159 | /* | |
6d0f6bcf | 160 | * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64. |
0ac6f8b7 WD |
161 | * |
162 | * For OR2, need: | |
163 | * 64MB mask for AM, OR2[0:7] = 1111 1100 | |
164 | * XAM, OR2[17:18] = 11 | |
165 | * 9 columns OR2[19-21] = 010 | |
166 | * 13 rows OR2[23-25] = 100 | |
167 | * EAD set for extra time OR[31] = 1 | |
168 | * | |
169 | * 0 4 8 12 16 20 24 28 | |
170 | * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901 | |
171 | */ | |
172 | ||
6d0f6bcf | 173 | #define CONFIG_SYS_OR2_PRELIM 0xfc006901 |
0ac6f8b7 | 174 | |
6d0f6bcf JCPV |
175 | #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */ |
176 | #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ | |
177 | #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
178 | #define CONFIG_SYS_LBC_MRTPR 0x20000000 /* LB refresh timer prescal*/ | |
0ac6f8b7 | 179 | |
b0fe93ed KG |
180 | #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_BSMA1516 \ |
181 | | LSDMR_RFCR5 \ | |
182 | | LSDMR_PRETOACT3 \ | |
183 | | LSDMR_ACTTORW3 \ | |
184 | | LSDMR_BL8 \ | |
185 | | LSDMR_WRC2 \ | |
186 | | LSDMR_CL3 \ | |
187 | | LSDMR_RFEN \ | |
0ac6f8b7 WD |
188 | ) |
189 | ||
190 | /* | |
191 | * SDRAM Controller configuration sequence. | |
192 | */ | |
b0fe93ed KG |
193 | #define CONFIG_SYS_LBC_LSDMR_1 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_PCHALL) |
194 | #define CONFIG_SYS_LBC_LSDMR_2 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH) | |
195 | #define CONFIG_SYS_LBC_LSDMR_3 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_ARFRSH) | |
196 | #define CONFIG_SYS_LBC_LSDMR_4 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_MRW) | |
197 | #define CONFIG_SYS_LBC_LSDMR_5 (CONFIG_SYS_LBC_LSDMR_COMMON | LSDMR_OP_NORMAL) | |
0ac6f8b7 | 198 | |
9aea9530 WD |
199 | /* |
200 | * 32KB, 8-bit wide for ADS config reg | |
201 | */ | |
6d0f6bcf JCPV |
202 | #define CONFIG_SYS_BR4_PRELIM 0xf8000801 |
203 | #define CONFIG_SYS_OR4_PRELIM 0xffffe1f1 | |
204 | #define CONFIG_SYS_BCSR (CONFIG_SYS_BR4_PRELIM & 0xffff8000) | |
42d1f039 | 205 | |
6d0f6bcf JCPV |
206 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
207 | #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */ | |
553f0982 | 208 | #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */ |
42d1f039 | 209 | |
25ddd1fb | 210 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 211 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
42d1f039 | 212 | |
6d0f6bcf JCPV |
213 | #define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */ |
214 | #define CONFIG_SYS_MALLOC_LEN (128 * 1024) /* Reserved for malloc */ | |
42d1f039 WD |
215 | |
216 | /* Serial Port */ | |
217 | #define CONFIG_CONS_INDEX 1 | |
6d0f6bcf JCPV |
218 | #define CONFIG_SYS_NS16550_SERIAL |
219 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
220 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
42d1f039 | 221 | |
6d0f6bcf | 222 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
42d1f039 WD |
223 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200} |
224 | ||
6d0f6bcf JCPV |
225 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
226 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
42d1f039 | 227 | |
20476726 JL |
228 | /* |
229 | * I2C | |
230 | */ | |
00f792e0 HS |
231 | #define CONFIG_SYS_I2C |
232 | #define CONFIG_SYS_I2C_FSL | |
233 | #define CONFIG_SYS_FSL_I2C_SPEED 400000 | |
234 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
235 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000 | |
236 | #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} } | |
0ac6f8b7 WD |
237 | |
238 | /* RapidIO MMU */ | |
5af0fdd8 | 239 | #define CONFIG_SYS_RIO_MEM_VIRT 0xc0000000 /* base address */ |
10795f42 | 240 | #define CONFIG_SYS_RIO_MEM_BUS 0xc0000000 /* base address */ |
5af0fdd8 | 241 | #define CONFIG_SYS_RIO_MEM_PHYS 0xc0000000 |
6d0f6bcf | 242 | #define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 128M */ |
0ac6f8b7 WD |
243 | |
244 | /* | |
245 | * General PCI | |
362dd830 | 246 | * Memory space is mapped 1-1, but I/O space must start from 0. |
0ac6f8b7 | 247 | */ |
5af0fdd8 | 248 | #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000 |
10795f42 | 249 | #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000 |
5af0fdd8 | 250 | #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000 |
6d0f6bcf | 251 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ |
aca5f018 | 252 | #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000 |
5f91ef6a | 253 | #define CONFIG_SYS_PCI1_IO_BUS 0x00000000 |
6d0f6bcf JCPV |
254 | #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000 |
255 | #define CONFIG_SYS_PCI1_IO_SIZE 0x100000 /* 1M */ | |
42d1f039 | 256 | |
42d1f039 | 257 | #if defined(CONFIG_PCI) |
0ac6f8b7 | 258 | |
53677ef1 | 259 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
0ac6f8b7 | 260 | |
42d1f039 | 261 | #undef CONFIG_EEPRO100 |
0ac6f8b7 WD |
262 | #undef CONFIG_TULIP |
263 | ||
264 | #if !defined(CONFIG_PCI_PNP) | |
265 | #define PCI_ENET0_IOADDR 0xe0000000 | |
266 | #define PCI_ENET0_MEMADDR 0xe0000000 | |
53677ef1 | 267 | #define PCI_IDSEL_NUMBER 0x0c /* slot0->3(IDSEL)=12->15 */ |
42d1f039 | 268 | #endif |
0ac6f8b7 WD |
269 | |
270 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 271 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ |
0ac6f8b7 WD |
272 | |
273 | #endif /* CONFIG_PCI */ | |
274 | ||
0ac6f8b7 WD |
275 | #if defined(CONFIG_TSEC_ENET) |
276 | ||
0ac6f8b7 | 277 | #define CONFIG_MII 1 /* MII PHY management */ |
255a3577 KP |
278 | #define CONFIG_TSEC1 1 |
279 | #define CONFIG_TSEC1_NAME "TSEC0" | |
280 | #define CONFIG_TSEC2 1 | |
281 | #define CONFIG_TSEC2_NAME "TSEC1" | |
0ac6f8b7 WD |
282 | #define TSEC1_PHY_ADDR 0 |
283 | #define TSEC2_PHY_ADDR 1 | |
0ac6f8b7 WD |
284 | #define TSEC1_PHYIDX 0 |
285 | #define TSEC2_PHYIDX 0 | |
3a79013e AF |
286 | #define TSEC1_FLAGS TSEC_GIGABIT |
287 | #define TSEC2_FLAGS TSEC_GIGABIT | |
9aea9530 | 288 | |
288693ab | 289 | #if CONFIG_HAS_FEC |
9aea9530 | 290 | #define CONFIG_MPC85XX_FEC 1 |
d9b94f28 | 291 | #define CONFIG_MPC85XX_FEC_NAME "FEC" |
9aea9530 | 292 | #define FEC_PHY_ADDR 3 |
0ac6f8b7 | 293 | #define FEC_PHYIDX 0 |
3a79013e | 294 | #define FEC_FLAGS 0 |
288693ab | 295 | #endif |
9aea9530 | 296 | |
d9b94f28 JL |
297 | /* Options are: TSEC[0-1], FEC */ |
298 | #define CONFIG_ETHPRIME "TSEC0" | |
0ac6f8b7 WD |
299 | |
300 | #endif /* CONFIG_TSEC_ENET */ | |
301 | ||
0ac6f8b7 WD |
302 | /* |
303 | * Environment | |
304 | */ | |
6d0f6bcf | 305 | #ifndef CONFIG_SYS_RAMBOOT |
5a1aceb0 | 306 | #define CONFIG_ENV_IS_IN_FLASH 1 |
6d0f6bcf | 307 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + 0x40000) |
0e8d1586 JCPV |
308 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K(one sector) for env */ |
309 | #define CONFIG_ENV_SIZE 0x2000 | |
42d1f039 | 310 | #else |
6d0f6bcf | 311 | #define CONFIG_SYS_NO_FLASH 1 /* Flash is not usable now */ |
93f6d725 | 312 | #define CONFIG_ENV_IS_NOWHERE 1 /* Store ENV in memory only */ |
6d0f6bcf | 313 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - 0x1000) |
0e8d1586 | 314 | #define CONFIG_ENV_SIZE 0x2000 |
42d1f039 WD |
315 | #endif |
316 | ||
0ac6f8b7 | 317 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ |
6d0f6bcf | 318 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
42d1f039 | 319 | |
659e2f67 JL |
320 | /* |
321 | * BOOTP options | |
322 | */ | |
323 | #define CONFIG_BOOTP_BOOTFILESIZE | |
324 | #define CONFIG_BOOTP_BOOTPATH | |
325 | #define CONFIG_BOOTP_GATEWAY | |
326 | #define CONFIG_BOOTP_HOSTNAME | |
327 | ||
2835e518 JL |
328 | /* |
329 | * Command line configuration. | |
330 | */ | |
1c9aa76b | 331 | #define CONFIG_CMD_IRQ |
2835e518 JL |
332 | |
333 | #if defined(CONFIG_PCI) | |
334 | #define CONFIG_CMD_PCI | |
335 | #endif | |
336 | ||
0ac6f8b7 | 337 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
42d1f039 WD |
338 | |
339 | /* | |
340 | * Miscellaneous configurable options | |
341 | */ | |
6d0f6bcf | 342 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
5be58f5f KP |
343 | #define CONFIG_CMDLINE_EDITING /* Command-line editing */ |
344 | #define CONFIG_AUTO_COMPLETE /* add autocompletion support */ | |
6d0f6bcf | 345 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ |
0ac6f8b7 | 346 | |
2835e518 | 347 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 348 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
42d1f039 | 349 | #else |
6d0f6bcf | 350 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
42d1f039 | 351 | #endif |
0ac6f8b7 | 352 | |
6d0f6bcf JCPV |
353 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
354 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
355 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
42d1f039 WD |
356 | |
357 | /* | |
358 | * For booting Linux, the board info and command line data | |
a832ac41 | 359 | * have to be in the first 64 MB of memory, since this is |
42d1f039 WD |
360 | * the maximum mapped by the Linux kernel during initialization. |
361 | */ | |
a832ac41 KG |
362 | #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/ |
363 | #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */ | |
42d1f039 | 364 | |
2835e518 | 365 | #if defined(CONFIG_CMD_KGDB) |
42d1f039 | 366 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */ |
42d1f039 WD |
367 | #endif |
368 | ||
9aea9530 WD |
369 | /* |
370 | * Environment Configuration | |
371 | */ | |
0ac6f8b7 WD |
372 | |
373 | /* The mac addresses for all ethernet interface */ | |
42d1f039 | 374 | #if defined(CONFIG_TSEC_ENET) |
10327dc5 | 375 | #define CONFIG_HAS_ETH0 |
e2ffd59b | 376 | #define CONFIG_HAS_ETH1 |
e2ffd59b | 377 | #define CONFIG_HAS_ETH2 |
42d1f039 WD |
378 | #endif |
379 | ||
0ac6f8b7 WD |
380 | #define CONFIG_IPADDR 192.168.1.253 |
381 | ||
382 | #define CONFIG_HOSTNAME unknown | |
8b3637c6 | 383 | #define CONFIG_ROOTPATH "/nfsroot" |
b3f44c21 | 384 | #define CONFIG_BOOTFILE "your.uImage" |
0ac6f8b7 WD |
385 | |
386 | #define CONFIG_SERVERIP 192.168.1.1 | |
387 | #define CONFIG_GATEWAYIP 192.168.1.1 | |
388 | #define CONFIG_NETMASK 255.255.255.0 | |
389 | ||
390 | #define CONFIG_LOADADDR 200000 /* default location for tftp and bootm */ | |
391 | ||
0ac6f8b7 WD |
392 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ |
393 | ||
394 | #define CONFIG_BAUDRATE 115200 | |
395 | ||
9aea9530 | 396 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
0ac6f8b7 WD |
397 | "netdev=eth0\0" \ |
398 | "consoledev=ttyS0\0" \ | |
d3ec0d94 | 399 | "ramdiskaddr=1000000\0" \ |
8272dc2f AF |
400 | "ramdiskfile=your.ramdisk.u-boot\0" \ |
401 | "fdtaddr=400000\0" \ | |
402 | "fdtfile=your.fdt.dtb\0" | |
0ac6f8b7 | 403 | |
9aea9530 | 404 | #define CONFIG_NFSBOOTCOMMAND \ |
0ac6f8b7 WD |
405 | "setenv bootargs root=/dev/nfs rw " \ |
406 | "nfsroot=$serverip:$rootpath " \ | |
407 | "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \ | |
408 | "console=$consoledev,$baudrate $othbootargs;" \ | |
409 | "tftp $loadaddr $bootfile;" \ | |
8272dc2f AF |
410 | "tftp $fdtaddr $fdtfile;" \ |
411 | "bootm $loadaddr - $fdtaddr" | |
0ac6f8b7 WD |
412 | |
413 | #define CONFIG_RAMBOOTCOMMAND \ | |
414 | "setenv bootargs root=/dev/ram rw " \ | |
415 | "console=$consoledev,$baudrate $othbootargs;" \ | |
416 | "tftp $ramdiskaddr $ramdiskfile;" \ | |
417 | "tftp $loadaddr $bootfile;" \ | |
8272dc2f | 418 | "tftp $fdtaddr $fdtfile;" \ |
d3ec0d94 | 419 | "bootm $loadaddr $ramdiskaddr $fdtaddr" |
0ac6f8b7 WD |
420 | |
421 | #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND | |
42d1f039 WD |
422 | |
423 | #endif /* __CONFIG_H */ |