]>
Commit | Line | Data |
---|---|---|
13fdf8a6 SR |
1 | /* |
2 | * (C) Copyright 2001-2003 | |
3 | * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com | |
4 | * | |
3765b3e7 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
13fdf8a6 SR |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | #ifndef __CONFIG_H | |
13 | #define __CONFIG_H | |
14 | ||
15 | /* | |
16 | * High Level Configuration Options | |
17 | * (easy to change) | |
18 | */ | |
19 | ||
20 | #define CONFIG_405EP 1 /* This is a PPC405 CPU */ | |
c837dcb1 | 21 | #define CONFIG_PLU405 1 /* ...on a PLU405 board */ |
13fdf8a6 | 22 | |
2ae18241 | 23 | #define CONFIG_SYS_TEXT_BASE 0xFFF80000 |
a5ee5c69 | 24 | #define CONFIG_DISPLAY_BOARDINFO |
2ae18241 | 25 | |
c837dcb1 WD |
26 | #define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */ |
27 | #define CONFIG_MISC_INIT_R 1 /* call misc_init_r() */ | |
13fdf8a6 | 28 | |
a20b27a3 | 29 | #define CONFIG_SYS_CLK_FREQ 33333400 /* external frequency to pll */ |
13fdf8a6 SR |
30 | |
31 | #define CONFIG_BAUDRATE 9600 | |
13fdf8a6 SR |
32 | |
33 | #undef CONFIG_BOOTARGS | |
a20b27a3 SR |
34 | #undef CONFIG_BOOTCOMMAND |
35 | ||
36 | #define CONFIG_PREBOOT /* enable preboot variable */ | |
37 | ||
6d0f6bcf | 38 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
13fdf8a6 | 39 | |
f9fc6a58 | 40 | #undef CONFIG_HAS_ETH1 |
a20b27a3 | 41 | |
96e21f86 | 42 | #define CONFIG_PPC4xx_EMAC |
13fdf8a6 | 43 | #define CONFIG_MII 1 /* MII PHY management */ |
c837dcb1 | 44 | #define CONFIG_PHY_ADDR 0 /* PHY address */ |
a20b27a3 | 45 | #define CONFIG_LXT971_NO_SLEEP 1 /* disable sleep mode in LXT971 */ |
9ec367aa | 46 | #define CONFIG_RESET_PHY_R 1 /* use reset_phy() */ |
a20b27a3 SR |
47 | |
48 | #define CONFIG_PHY_CLK_FREQ EMAC_STACR_CLK_66MHZ /* 66 MHz OPB clock*/ | |
13fdf8a6 | 49 | |
a1aa0bb5 JL |
50 | /* |
51 | * BOOTP options | |
52 | */ | |
53 | #define CONFIG_BOOTP_BOOTFILESIZE | |
54 | #define CONFIG_BOOTP_BOOTPATH | |
55 | #define CONFIG_BOOTP_GATEWAY | |
56 | #define CONFIG_BOOTP_HOSTNAME | |
57 | ||
acf02697 JL |
58 | /* |
59 | * Command line configuration. | |
60 | */ | |
acf02697 JL |
61 | #define CONFIG_CMD_PCI |
62 | #define CONFIG_CMD_IRQ | |
63 | #define CONFIG_CMD_IDE | |
acf02697 JL |
64 | #define CONFIG_CMD_NAND |
65 | #define CONFIG_CMD_DATE | |
acf02697 JL |
66 | #define CONFIG_CMD_EEPROM |
67 | ||
13fdf8a6 SR |
68 | #define CONFIG_MAC_PARTITION |
69 | #define CONFIG_DOS_PARTITION | |
70 | ||
a20b27a3 SR |
71 | #define CONFIG_SUPPORT_VFAT |
72 | ||
c837dcb1 | 73 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
13fdf8a6 | 74 | |
c837dcb1 | 75 | #define CONFIG_RTC_MC146818 /* DS1685 is MC146818 compatible*/ |
6d0f6bcf | 76 | #define CONFIG_SYS_RTC_REG_BASE_ADDR 0xF0000500 /* RTC Base Address */ |
13fdf8a6 | 77 | |
c837dcb1 | 78 | #define CONFIG_SDRAM_BANK0 1 /* init onboard SDRAM bank 0 */ |
13fdf8a6 SR |
79 | |
80 | /* | |
81 | * Miscellaneous configurable options | |
82 | */ | |
6d0f6bcf | 83 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
13fdf8a6 | 84 | |
acf02697 | 85 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 86 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
13fdf8a6 | 87 | #else |
6d0f6bcf | 88 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
13fdf8a6 | 89 | #endif |
6d0f6bcf JCPV |
90 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
91 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
92 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
13fdf8a6 | 93 | |
6d0f6bcf | 94 | #define CONFIG_SYS_DEVICE_NULLDEV 1 /* include nulldev device */ |
13fdf8a6 | 95 | |
6d0f6bcf | 96 | #define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/ |
13fdf8a6 | 97 | |
a20b27a3 SR |
98 | #define CONFIG_AUTO_COMPLETE 1 /* add autocompletion support */ |
99 | ||
6d0f6bcf JCPV |
100 | #define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */ |
101 | #define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */ | |
13fdf8a6 | 102 | |
550650dd | 103 | #define CONFIG_CONS_INDEX 1 /* Use UART0 */ |
550650dd SR |
104 | #define CONFIG_SYS_NS16550_SERIAL |
105 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
106 | #define CONFIG_SYS_NS16550_CLK get_serial_clock() | |
107 | ||
6d0f6bcf | 108 | #undef CONFIG_SYS_EXT_SERIAL_CLOCK /* no external serial clock used */ |
6d0f6bcf | 109 | #define CONFIG_SYS_BASE_BAUD 691200 |
13fdf8a6 SR |
110 | |
111 | /* The following table includes the supported baudrates */ | |
6d0f6bcf | 112 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
13fdf8a6 SR |
113 | { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \ |
114 | 57600, 115200, 230400, 460800, 921600 } | |
115 | ||
6d0f6bcf JCPV |
116 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
117 | #define CONFIG_SYS_EXTBDINFO 1 /* To use extended board_into (bd_t) */ | |
13fdf8a6 | 118 | |
17e65c21 | 119 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
a20b27a3 | 120 | |
6d0f6bcf | 121 | #define CONFIG_SYS_RX_ETH_BUFFER 16 /* use 16 rx buffer on 405 emac */ |
13fdf8a6 | 122 | |
9ec367aa | 123 | /* |
13fdf8a6 | 124 | * NAND-FLASH stuff |
13fdf8a6 | 125 | */ |
6d0f6bcf | 126 | #define CONFIG_SYS_NAND_BASE_LIST {CONFIG_SYS_NAND_BASE} |
6d0f6bcf | 127 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */ |
bd84ee4c | 128 | #define NAND_BIG_DELAY_US 25 |
addb2e16 | 129 | |
6d0f6bcf JCPV |
130 | #define CONFIG_SYS_NAND_CE (0x80000000 >> 1) /* our CE is GPIO1 */ |
131 | #define CONFIG_SYS_NAND_RDY (0x80000000 >> 4) /* our RDY is GPIO4 */ | |
132 | #define CONFIG_SYS_NAND_CLE (0x80000000 >> 2) /* our CLE is GPIO2 */ | |
133 | #define CONFIG_SYS_NAND_ALE (0x80000000 >> 3) /* our ALE is GPIO3 */ | |
13fdf8a6 | 134 | |
6d0f6bcf JCPV |
135 | #define CONFIG_SYS_NAND_SKIP_BAD_DOT_I 1 /* ".i" read skips bad blocks */ |
136 | #define CONFIG_SYS_NAND_QUIET 1 | |
a20b27a3 | 137 | |
9ec367aa | 138 | /* |
13fdf8a6 | 139 | * PCI stuff |
13fdf8a6 | 140 | */ |
a20b27a3 SR |
141 | #define PCI_HOST_ADAPTER 0 /* configure as pci adapter */ |
142 | #define PCI_HOST_FORCE 1 /* configure as pci host */ | |
143 | #define PCI_HOST_AUTO 2 /* detected via arbiter enable */ | |
144 | ||
145 | #define CONFIG_PCI /* include pci support */ | |
842033e6 | 146 | #define CONFIG_PCI_INDIRECT_BRIDGE /* indirect PCI bridge support */ |
17e65c21 | 147 | #define CONFIG_PCI_HOST PCI_HOST_FORCE /* select pci host function */ |
a20b27a3 SR |
148 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ |
149 | /* resource configuration */ | |
150 | ||
151 | #define CONFIG_PCI_SCAN_SHOW /* print pci devices @ startup */ | |
152 | ||
153 | #define CONFIG_PCI_CONFIG_HOST_BRIDGE 1 /* don't skip host bridge config*/ | |
154 | ||
6d0f6bcf JCPV |
155 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x12FE /* PCI Vendor ID: esd gmbh */ |
156 | #define CONFIG_SYS_PCI_SUBSYS_DEVICEID 0x0405 /* PCI Device ID: CPCI-405 */ | |
157 | #define CONFIG_SYS_PCI_CLASSCODE 0x0b20 /* PCI Class Code: Processor/PPC*/ | |
158 | #define CONFIG_SYS_PCI_PTM1LA 0x00000000 /* point to sdram */ | |
159 | #define CONFIG_SYS_PCI_PTM1MS 0xf8000001 /* 128MB, enable hard-wired to 1 */ | |
160 | #define CONFIG_SYS_PCI_PTM1PCI 0x00000000 /* Host: use this pci address */ | |
161 | #define CONFIG_SYS_PCI_PTM2LA 0xffc00000 /* point to flash */ | |
162 | #define CONFIG_SYS_PCI_PTM2MS 0xffc00001 /* 4MB, enable */ | |
163 | #define CONFIG_SYS_PCI_PTM2PCI 0x08000000 /* Host: use this pci address */ | |
13fdf8a6 | 164 | |
9ec367aa | 165 | /* |
13fdf8a6 | 166 | * IDE/ATA stuff |
13fdf8a6 | 167 | */ |
c837dcb1 WD |
168 | #undef CONFIG_IDE_8xx_DIRECT /* no pcmcia interface required */ |
169 | #undef CONFIG_IDE_LED /* no led for ide supported */ | |
13fdf8a6 SR |
170 | #define CONFIG_IDE_RESET 1 /* reset for ide supported */ |
171 | ||
6d0f6bcf | 172 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE busses */ |
9ec367aa | 173 | /* max. 1 drives per IDE bus */ |
6d0f6bcf | 174 | #define CONFIG_SYS_IDE_MAXDEVICE (CONFIG_SYS_IDE_MAXBUS*1) |
13fdf8a6 | 175 | |
6d0f6bcf JCPV |
176 | #define CONFIG_SYS_ATA_BASE_ADDR 0xF0100000 |
177 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 | |
13fdf8a6 | 178 | |
6d0f6bcf JCPV |
179 | #define CONFIG_SYS_ATA_DATA_OFFSET 0x0000 /* Offset for data I/O */ |
180 | #define CONFIG_SYS_ATA_REG_OFFSET 0x0000 /* Offset for normal register access */ | |
181 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x0000 /* Offset for alternate registers */ | |
13fdf8a6 SR |
182 | |
183 | /* | |
184 | * For booting Linux, the board info and command line data | |
185 | * have to be in the first 8 MB of memory, since this is | |
186 | * the maximum mapped by the Linux kernel during initialization. | |
187 | */ | |
6d0f6bcf | 188 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
9ec367aa MF |
189 | |
190 | /* | |
13fdf8a6 SR |
191 | * FLASH organization |
192 | */ | |
9ec367aa | 193 | #define FLASH_BASE0_PRELIM 0xFFC00000 /* FLASH bank #0 */ |
13fdf8a6 | 194 | |
6d0f6bcf JCPV |
195 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
196 | #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */ | |
13fdf8a6 | 197 | |
6d0f6bcf JCPV |
198 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
199 | #define CONFIG_SYS_FLASH_WRITE_TOUT 1000 /* Timeout for Flash Write (in ms) */ | |
13fdf8a6 | 200 | |
6d0f6bcf JCPV |
201 | #define CONFIG_SYS_FLASH_WORD_SIZE unsigned short /* flash word size (width) */ |
202 | #define CONFIG_SYS_FLASH_ADDR0 0x5555 /* 1st addr for flash config cycles */ | |
203 | #define CONFIG_SYS_FLASH_ADDR1 0x2AAA /* 2nd addr for flash config cycles */ | |
13fdf8a6 SR |
204 | /* |
205 | * The following defines are added for buggy IOP480 byte interface. | |
206 | * All other boards should use the standard values (CPCI405 etc.) | |
207 | */ | |
6d0f6bcf JCPV |
208 | #define CONFIG_SYS_FLASH_READ0 0x0000 /* 0 is standard */ |
209 | #define CONFIG_SYS_FLASH_READ1 0x0001 /* 1 is standard */ | |
210 | #define CONFIG_SYS_FLASH_READ2 0x0002 /* 2 is standard */ | |
13fdf8a6 | 211 | |
6d0f6bcf | 212 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */ |
13fdf8a6 | 213 | |
9ec367aa | 214 | /* |
13fdf8a6 SR |
215 | * Start addresses for the final memory configuration |
216 | * (Set up by the startup code) | |
6d0f6bcf | 217 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
13fdf8a6 | 218 | */ |
6d0f6bcf | 219 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
985edacc | 220 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_MONITOR_BASE |
14d0a02a WD |
221 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
222 | #define CONFIG_SYS_MONITOR_LEN (~(CONFIG_SYS_TEXT_BASE) + 1) | |
985edacc | 223 | #define CONFIG_SYS_MALLOC_LEN (1024 << 10) |
13fdf8a6 | 224 | |
9ec367aa | 225 | /* |
13fdf8a6 SR |
226 | * Environment Variable setup |
227 | */ | |
bb1f8b4f | 228 | #define CONFIG_ENV_IS_IN_EEPROM 1 /* use EEPROM for environment vars */ |
0e8d1586 JCPV |
229 | #define CONFIG_ENV_OFFSET 0x100 /* reseve 0x100 bytes for strapping */ |
230 | #define CONFIG_ENV_SIZE 0x700 | |
13fdf8a6 | 231 | |
9ec367aa MF |
232 | /* |
233 | * I2C EEPROM (24WC16) for environment | |
13fdf8a6 | 234 | */ |
880540de DE |
235 | #define CONFIG_SYS_I2C |
236 | #define CONFIG_SYS_I2C_PPC4XX | |
237 | #define CONFIG_SYS_I2C_PPC4XX_CH0 | |
238 | #define CONFIG_SYS_I2C_PPC4XX_SPEED_0 400000 | |
239 | #define CONFIG_SYS_I2C_PPC4XX_SLAVE_0 0x7F | |
13fdf8a6 | 240 | |
6d0f6bcf JCPV |
241 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM 24WC16 */ |
242 | #define CONFIG_SYS_EEPROM_WREN 1 | |
bd84ee4c | 243 | |
9ec367aa | 244 | /* 24WC16 */ |
6d0f6bcf | 245 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */ |
9ec367aa | 246 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf JCPV |
247 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
248 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 4 /* The 24WC16 has */ | |
9ec367aa MF |
249 | /* 16 byte page write mode using */ |
250 | /* last 4 bits of the address */ | |
6d0f6bcf | 251 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */ |
13fdf8a6 | 252 | |
9ec367aa | 253 | /* |
13fdf8a6 SR |
254 | * External Bus Controller (EBC) Setup |
255 | */ | |
be0db3e3 MF |
256 | #define CAN0_BA 0xF0000000 /* CAN0 Base Address */ |
257 | #define CAN1_BA 0xF0000100 /* CAN1 Base Address */ | |
9ec367aa MF |
258 | #define DUART0_BA 0xF0000400 /* DUART Base Address */ |
259 | #define DUART1_BA 0xF0000408 /* DUART Base Address */ | |
260 | #define RTC_BA 0xF0000500 /* RTC Base Address */ | |
261 | #define VGA_BA 0xF1000000 /* Epson VGA Base Address */ | |
6d0f6bcf | 262 | #define CONFIG_SYS_NAND_BASE 0xF4000000 /* NAND FLASH Base Address */ |
9ec367aa MF |
263 | |
264 | /* Memory Bank 0 (Flash Bank 0, NOR-FLASH) initialization */ | |
265 | /* TWT=16,CSN=1,OEN=1,WBN=1,WBF=1,TH=4,SOR=1 */ | |
6d0f6bcf | 266 | #define CONFIG_SYS_EBC_PB0AP 0x92015480 |
9ec367aa | 267 | /* BAS=0xFFC,BS=4MB,BU=R/W,BW=16bit */ |
6d0f6bcf | 268 | #define CONFIG_SYS_EBC_PB0CR 0xFFC5A000 |
13fdf8a6 | 269 | |
9ec367aa | 270 | /* Memory Bank 1 (Flash Bank 1, NAND-FLASH) initialization */ |
6d0f6bcf | 271 | #define CONFIG_SYS_EBC_PB1AP 0x92015480 |
9ec367aa | 272 | /* BAS=0xF40,BS=1MB,BU=R/W,BW=8bit */ |
6d0f6bcf | 273 | #define CONFIG_SYS_EBC_PB1CR 0xF4018000 |
13fdf8a6 | 274 | |
9ec367aa MF |
275 | /* Memory Bank 2 (8 Bit Peripheral: CAN, UART, RTC) initialization */ |
276 | /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ | |
6d0f6bcf | 277 | #define CONFIG_SYS_EBC_PB2AP 0x010053C0 |
9ec367aa | 278 | /* BAS=0xF00,BS=1MB,BU=R/W,BW=8bit */ |
6d0f6bcf | 279 | #define CONFIG_SYS_EBC_PB2CR 0xF0018000 |
13fdf8a6 | 280 | |
9ec367aa MF |
281 | /* Memory Bank 3 (16 Bit Peripheral: FPGA internal, dig. IO) initialization */ |
282 | /* BWT=2,WBN=1,WBF=1,TH=1,RE=1,SOR=1,BEM=1 */ | |
6d0f6bcf | 283 | #define CONFIG_SYS_EBC_PB3AP 0x010053C0 |
9ec367aa | 284 | /* BAS=0xF01,BS=1MB,BU=R/W,BW=16bit */ |
6d0f6bcf | 285 | #define CONFIG_SYS_EBC_PB3CR 0xF011A000 |
13fdf8a6 | 286 | |
9ec367aa | 287 | /* |
13fdf8a6 SR |
288 | * FPGA stuff |
289 | */ | |
6d0f6bcf | 290 | #define CONFIG_SYS_FPGA_BASE_ADDR 0xF0100100 /* FPGA internal Base Address */ |
13fdf8a6 SR |
291 | |
292 | /* FPGA internal regs */ | |
6d0f6bcf | 293 | #define CONFIG_SYS_FPGA_CTRL 0x000 |
13fdf8a6 SR |
294 | |
295 | /* FPGA Control Reg */ | |
6d0f6bcf JCPV |
296 | #define CONFIG_SYS_FPGA_CTRL_CF_RESET 0x0001 |
297 | #define CONFIG_SYS_FPGA_CTRL_WDI 0x0002 | |
298 | #define CONFIG_SYS_FPGA_CTRL_PS2_RESET 0x0020 | |
13fdf8a6 | 299 | |
6d0f6bcf JCPV |
300 | #define CONFIG_SYS_FPGA_SPARTAN2 1 /* using Xilinx Spartan 2 now */ |
301 | #define CONFIG_SYS_FPGA_MAX_SIZE 128*1024 /* 128kByte is enough for XC2S50E*/ | |
13fdf8a6 SR |
302 | |
303 | /* FPGA program pin configuration */ | |
6d0f6bcf JCPV |
304 | #define CONFIG_SYS_FPGA_PRG 0x04000000 /* FPGA program pin (ppc output) */ |
305 | #define CONFIG_SYS_FPGA_CLK 0x02000000 /* FPGA clk pin (ppc output) */ | |
306 | #define CONFIG_SYS_FPGA_DATA 0x01000000 /* FPGA data pin (ppc output) */ | |
307 | #define CONFIG_SYS_FPGA_INIT 0x00010000 /* FPGA init pin (ppc input) */ | |
308 | #define CONFIG_SYS_FPGA_DONE 0x00008000 /* FPGA done pin (ppc input) */ | |
13fdf8a6 | 309 | |
9ec367aa | 310 | /* |
13fdf8a6 SR |
311 | * Definitions for initial stack pointer and data area (in data cache) |
312 | */ | |
313 | /* use on chip memory ( OCM ) for temperary stack until sdram is tested */ | |
6d0f6bcf | 314 | #define CONFIG_SYS_TEMP_STACK_OCM 1 |
13fdf8a6 SR |
315 | |
316 | /* On Chip Memory location */ | |
6d0f6bcf JCPV |
317 | #define CONFIG_SYS_OCM_DATA_ADDR 0xF8000000 |
318 | #define CONFIG_SYS_OCM_DATA_SIZE 0x1000 | |
319 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_OCM_DATA_ADDR /* inside of SDRAM */ | |
553f0982 | 320 | #define CONFIG_SYS_INIT_RAM_SIZE CONFIG_SYS_OCM_DATA_SIZE /* Size of used area in RAM */ |
13fdf8a6 | 321 | |
25ddd1fb | 322 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 323 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
13fdf8a6 | 324 | |
9ec367aa | 325 | /* |
13fdf8a6 SR |
326 | * Definitions for GPIO setup (PPC405EP specific) |
327 | * | |
c837dcb1 WD |
328 | * GPIO0[0] - External Bus Controller BLAST output |
329 | * GPIO0[1-9] - Instruction trace outputs -> GPIO | |
13fdf8a6 SR |
330 | * GPIO0[10-13] - External Bus Controller CS_1 - CS_4 outputs |
331 | * GPIO0[14-16] - External Bus Controller ABUS3-ABUS5 outputs -> GPIO | |
332 | * GPIO0[17-23] - External Interrupts IRQ0 - IRQ6 inputs | |
333 | * GPIO0[24-27] - UART0 control signal inputs/outputs | |
334 | * GPIO0[28-29] - UART1 data signal input/output | |
335 | * GPIO0[30-31] - EMAC0 and EMAC1 reject packet inputs | |
336 | */ | |
afabb498 SR |
337 | #define CONFIG_SYS_GPIO0_OSRL 0x00000550 |
338 | #define CONFIG_SYS_GPIO0_OSRH 0x00000110 | |
339 | #define CONFIG_SYS_GPIO0_ISR1L 0x00000000 | |
340 | #define CONFIG_SYS_GPIO0_ISR1H 0x15555445 | |
6d0f6bcf | 341 | #define CONFIG_SYS_GPIO0_TSRL 0x00000000 |
afabb498 | 342 | #define CONFIG_SYS_GPIO0_TSRH 0x00000000 |
6d0f6bcf | 343 | #define CONFIG_SYS_GPIO0_TCR 0x77FE0014 |
13fdf8a6 | 344 | |
6d0f6bcf JCPV |
345 | #define CONFIG_SYS_DUART_RST (0x80000000 >> 14) |
346 | #define CONFIG_SYS_EEPROM_WP (0x80000000 >> 0) | |
13fdf8a6 | 347 | |
13fdf8a6 | 348 | /* |
9ec367aa | 349 | * Default speed selection (cpu_plb_opb_ebc) in MHz. |
13fdf8a6 SR |
350 | * This value will be set if iic boot eprom is disabled. |
351 | */ | |
17e65c21 | 352 | #if 1 |
c837dcb1 WD |
353 | #define PLLMR0_DEFAULT PLLMR0_266_133_66_33 |
354 | #define PLLMR1_DEFAULT PLLMR1_266_133_66_33 | |
13fdf8a6 SR |
355 | #endif |
356 | #if 0 | |
c837dcb1 WD |
357 | #define PLLMR0_DEFAULT PLLMR0_200_100_50_33 |
358 | #define PLLMR1_DEFAULT PLLMR1_200_100_50_33 | |
13fdf8a6 | 359 | #endif |
17e65c21 | 360 | #if 0 |
c837dcb1 WD |
361 | #define PLLMR0_DEFAULT PLLMR0_133_66_66_33 |
362 | #define PLLMR1_DEFAULT PLLMR1_133_66_66_33 | |
13fdf8a6 SR |
363 | #endif |
364 | ||
17e65c21 MF |
365 | /* |
366 | * PCI OHCI controller | |
367 | */ | |
368 | #define CONFIG_USB_OHCI_NEW 1 | |
369 | #define CONFIG_PCI_OHCI 1 | |
6d0f6bcf JCPV |
370 | #define CONFIG_SYS_OHCI_SWAP_REG_ACCESS 1 |
371 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15 | |
372 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "ohci_pci" | |
17e65c21 | 373 | |
985edacc MF |
374 | /* |
375 | * UBI | |
376 | */ | |
985edacc MF |
377 | #define CONFIG_RBTREE |
378 | #define CONFIG_MTD_DEVICE | |
379 | #define CONFIG_MTD_PARTITIONS | |
380 | #define CONFIG_CMD_MTDPARTS | |
381 | #define CONFIG_LZO | |
382 | ||
13fdf8a6 | 383 | #endif /* __CONFIG_H */ |