]>
Commit | Line | Data |
---|---|---|
5b1d7137 WD |
1 | /* |
2 | * (C) Copyright 2000, 2001, 2002 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
1a459660 | 5 | * SPDX-License-Identifier: GPL-2.0+ |
5b1d7137 WD |
6 | */ |
7 | ||
8 | /* | |
9 | * board/config.h - configuration options, board specific | |
10 | */ | |
11 | ||
12 | /* Yoo. Jonghoon, IPone, yooth@ipone.co.kr | |
13 | * U-Boot port on RPXlite board | |
14 | */ | |
15 | ||
16 | #ifndef __CONFIG_H | |
17 | #define __CONFIG_H | |
18 | ||
19 | #define RPXClassic_50MHz | |
20 | ||
21 | /* | |
22 | * High Level Configuration Options | |
23 | * (easy to change) | |
24 | */ | |
25 | ||
26 | #define CONFIG_MPC860 1 | |
27 | #define CONFIG_RPXCLASSIC 1 | |
28 | ||
2ae18241 WD |
29 | #define CONFIG_SYS_TEXT_BASE 0xff000000 |
30 | ||
5b1d7137 WD |
31 | #define CONFIG_8xx_CONS_SMC1 1 /* Console is on SMC1 */ |
32 | #undef CONFIG_8xx_CONS_SMC2 | |
33 | #undef CONFIG_8xx_CONS_NONE | |
34 | #define CONFIG_BAUDRATE 9600 /* console baudrate = 9600bps */ | |
35 | ||
5b1d7137 | 36 | /* Define CONFIG_FEC_ENET to use Fast ethernet instead of ethernet on SCC1 */ |
a6c7ad2f | 37 | #define CONFIG_FEC_ENET |
5b1d7137 | 38 | #ifdef CONFIG_FEC_ENET |
6d0f6bcf | 39 | #define CONFIG_SYS_DISCOVER_PHY 1 |
a6c7ad2f | 40 | #define CONFIG_MII 1 |
5b1d7137 | 41 | #endif /* CONFIG_FEC_ENET */ |
d8d21e69 | 42 | #define CONFIG_MISC_INIT_R |
5b1d7137 | 43 | |
a6c7ad2f WD |
44 | /* Video console (graphic: Epson SED13806 on ECCX board, no keyboard */ |
45 | #if 1 | |
46 | #define CONFIG_VIDEO_SED13806 | |
47 | #define CONFIG_NEC_NL6448BC20 | |
48 | #define CONFIG_VIDEO_SED13806_16BPP | |
49 | ||
50 | #define CONFIG_CFB_CONSOLE | |
51 | #define CONFIG_VIDEO_LOGO | |
52 | #define CONFIG_VIDEO_BMP_LOGO | |
53 | #define CONFIG_CONSOLE_EXTRA_INFO | |
54 | #define CONFIG_VGA_AS_SINGLE_DEVICE | |
55 | #define CONFIG_VIDEO_SW_CURSOR | |
56 | #endif | |
57 | ||
5b1d7137 WD |
58 | #if 0 |
59 | #define CONFIG_BOOTDELAY -1 /* autoboot disabled */ | |
60 | #else | |
61 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
62 | #endif | |
63 | ||
64 | #define CONFIG_ZERO_BOOTDELAY_CHECK 1 | |
65 | ||
66 | #undef CONFIG_BOOTARGS | |
67 | #define CONFIG_BOOTCOMMAND \ | |
53677ef1 WD |
68 | "tftpboot; " \ |
69 | "setenv bootargs root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \ | |
70 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}:${hostname}::off; " \ | |
5b1d7137 WD |
71 | "bootm" |
72 | ||
73 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 74 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE /* don't allow baudrate change */ |
5b1d7137 WD |
75 | |
76 | #undef CONFIG_WATCHDOG /* watchdog disabled */ | |
77 | ||
18225e8d JL |
78 | /* |
79 | * BOOTP options | |
80 | */ | |
81 | #define CONFIG_BOOTP_SUBNETMASK | |
82 | #define CONFIG_BOOTP_GATEWAY | |
83 | #define CONFIG_BOOTP_HOSTNAME | |
84 | #define CONFIG_BOOTP_BOOTPATH | |
85 | #define CONFIG_BOOTP_BOOTFILESIZE | |
86 | ||
5b1d7137 WD |
87 | |
88 | #define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */ | |
89 | ||
90 | ||
e9a0f8f1 JL |
91 | /* |
92 | * Command line configuration. | |
93 | */ | |
94 | #include <config_cmd_default.h> | |
95 | ||
96 | #define CONFIG_CMD_ELF | |
5b1d7137 | 97 | |
5b1d7137 WD |
98 | |
99 | /* | |
100 | * Miscellaneous configurable options | |
101 | */ | |
6d0f6bcf JCPV |
102 | #define CONFIG_SYS_RESET_ADDRESS 0x80000000 |
103 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ | |
e9a0f8f1 | 104 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 105 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
5b1d7137 | 106 | #else |
6d0f6bcf | 107 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
5b1d7137 | 108 | #endif |
6d0f6bcf JCPV |
109 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
110 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
111 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
5b1d7137 | 112 | |
6d0f6bcf JCPV |
113 | #define CONFIG_SYS_MEMTEST_START 0x0040000 /* memtest works on */ |
114 | #define CONFIG_SYS_MEMTEST_END 0x00C0000 /* 4 ... 12 MB in DRAM */ | |
5b1d7137 | 115 | |
6d0f6bcf | 116 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
5b1d7137 | 117 | |
5b1d7137 WD |
118 | /* |
119 | * Low Level Configuration Settings | |
120 | * (address mappings, register initial values, etc.) | |
121 | * You should know what you are doing if you make changes here. | |
122 | */ | |
123 | /*----------------------------------------------------------------------- | |
124 | * Internal Memory Mapped Register | |
125 | */ | |
6d0f6bcf | 126 | #define CONFIG_SYS_IMMR 0xFA200000 |
5b1d7137 WD |
127 | |
128 | /*----------------------------------------------------------------------------- | |
129 | * I2C Configuration | |
130 | *----------------------------------------------------------------------------- | |
131 | */ | |
ea818dbb HS |
132 | #define CONFIG_SYS_I2C_SPEED 50000 |
133 | #define CONFIG_SYS_I2C_SLAVE 0x34 | |
5b1d7137 WD |
134 | |
135 | ||
136 | /* enable I2C and select the hardware/software driver */ | |
137 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
ea818dbb HS |
138 | #undef CONFIG_SYS_I2C_SOFT /* I2C bit-banged */ |
139 | ||
140 | #if defined(CONFIG_SYS_I2C_SOFT) | |
141 | #define CONFIG_SYS_I2C 1 | |
5b1d7137 WD |
142 | /* |
143 | * Software (bit-bang) I2C driver configuration | |
144 | */ | |
145 | #define I2C_PORT 1 /* Port A=0, B=1, C=2, D=3 */ | |
146 | #define I2C_ACTIVE (iop->pdir |= 0x00000010) | |
147 | #define I2C_TRISTATE (iop->pdir &= ~0x00000010) | |
148 | #define I2C_READ ((iop->pdat & 0x00000010) != 0) | |
149 | #define I2C_SDA(bit) if(bit) iop->pdat |= 0x00000010; \ | |
150 | else iop->pdat &= ~0x00000010 | |
151 | #define I2C_SCL(bit) if(bit) iop->pdat |= 0x00000020; \ | |
152 | else iop->pdat &= ~0x00000020 | |
153 | #define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */ | |
154 | ||
155 | ||
ea818dbb HS |
156 | #define CONFIG_SYS_I2C_SOFT_SPEED 50000 |
157 | #define CONFIG_SYS_I2C_SOFT_SLAVE 0x34 | |
158 | #endif | |
159 | ||
6d0f6bcf JCPV |
160 | # define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* EEPROM X24C16 */ |
161 | # define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* bytes of address */ | |
5b1d7137 | 162 | /* mask of address bits that overflow into the "EEPROM chip address" */ |
6d0f6bcf | 163 | #define CONFIG_SYS_I2C_EEPROM_ADDR_OVERFLOW 0x07 |
5b1d7137 WD |
164 | |
165 | /*----------------------------------------------------------------------- | |
166 | * Definitions for initial stack pointer and data area (in DPRAM) | |
167 | */ | |
6d0f6bcf | 168 | #define CONFIG_SYS_INIT_RAM_ADDR CONFIG_SYS_IMMR |
553f0982 | 169 | #define CONFIG_SYS_INIT_RAM_SIZE 0x3000 /* Size of used area in DPRAM */ |
25ddd1fb | 170 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 171 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
5b1d7137 WD |
172 | |
173 | /*----------------------------------------------------------------------- | |
174 | * Start addresses for the final memory configuration | |
175 | * (Set up by the startup code) | |
6d0f6bcf | 176 | * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0 |
5b1d7137 | 177 | */ |
6d0f6bcf JCPV |
178 | #define CONFIG_SYS_SDRAM_BASE 0x00000000 |
179 | #define CONFIG_SYS_FLASH_BASE 0xFF000000 | |
5b1d7137 | 180 | |
e9a0f8f1 | 181 | #if defined(DEBUG) || defined (CONFIG_VIDEO_SED13806) || defined(CONFIG_CMD_IDE) |
6d0f6bcf | 182 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ |
5b1d7137 | 183 | #else |
6d0f6bcf | 184 | #define CONFIG_SYS_MONITOR_LEN (128 << 10) /* Reserve 128 kB for Monitor */ |
5b1d7137 | 185 | #endif |
6d0f6bcf JCPV |
186 | #define CONFIG_SYS_MONITOR_BASE 0xFF000000 |
187 | /*%%% #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE */ | |
188 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
5b1d7137 WD |
189 | |
190 | /* | |
191 | * For booting Linux, the board info and command line data | |
192 | * have to be in the first 8 MB of memory, since this is | |
193 | * the maximum mapped by the Linux kernel during initialization. | |
194 | */ | |
6d0f6bcf | 195 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
5b1d7137 WD |
196 | |
197 | /*----------------------------------------------------------------------- | |
198 | * FLASH organization | |
199 | */ | |
6d0f6bcf JCPV |
200 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
201 | #define CONFIG_SYS_MAX_FLASH_SECT 71 /* max number of sectors on one chip */ | |
5b1d7137 | 202 | |
6d0f6bcf JCPV |
203 | #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
204 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
5b1d7137 WD |
205 | |
206 | #if 0 | |
5a1aceb0 | 207 | #define CONFIG_ENV_IS_IN_FLASH 1 |
0e8d1586 JCPV |
208 | #define CONFIG_ENV_OFFSET 0x20000 /* Offset of Environment Sector */ |
209 | #define CONFIG_ENV_SECT_SIZE 0x8000 | |
210 | #define CONFIG_ENV_SIZE 0x8000 /* Total Size of Environment Sector */ | |
5b1d7137 | 211 | #else |
9314cee6 | 212 | #define CONFIG_ENV_IS_IN_NVRAM 1 |
0e8d1586 JCPV |
213 | #define CONFIG_ENV_ADDR 0xfa000100 |
214 | #define CONFIG_ENV_SIZE 0x1000 | |
5b1d7137 WD |
215 | #endif |
216 | ||
217 | /*----------------------------------------------------------------------- | |
218 | * Cache Configuration | |
219 | */ | |
6d0f6bcf | 220 | #define CONFIG_SYS_CACHELINE_SIZE 16 /* For all MPC8xx CPUs */ |
e9a0f8f1 | 221 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 222 | #define CONFIG_SYS_CACHELINE_SHIFT 4 /* log base 2 of the above value */ |
5b1d7137 WD |
223 | #endif |
224 | ||
225 | /*----------------------------------------------------------------------- | |
226 | * SYPCR - System Protection Control 11-9 | |
227 | * SYPCR can only be written once after reset! | |
228 | *----------------------------------------------------------------------- | |
229 | * Software & Bus Monitor Timer max, Bus Monitor enable, SW Watchdog freeze | |
230 | */ | |
6d0f6bcf | 231 | #define CONFIG_SYS_SYPCR (SYPCR_SWTC | SYPCR_BMT | SYPCR_BME | SYPCR_SWF | \ |
5b1d7137 WD |
232 | SYPCR_SWP) |
233 | ||
234 | /*----------------------------------------------------------------------- | |
235 | * SIUMCR - SIU Module Configuration 11-6 | |
236 | *----------------------------------------------------------------------- | |
237 | * PCMCIA config., multi-function pin tri-state | |
238 | */ | |
6d0f6bcf | 239 | #define CONFIG_SYS_SIUMCR (SIUMCR_MLRC10) |
5b1d7137 WD |
240 | |
241 | /*----------------------------------------------------------------------- | |
242 | * TBSCR - Time Base Status and Control 11-26 | |
243 | *----------------------------------------------------------------------- | |
244 | * Clear Reference Interrupt Status, Timebase freezing enabled | |
245 | */ | |
6d0f6bcf | 246 | #define CONFIG_SYS_TBSCR (TBSCR_REFA | TBSCR_REFB | TBSCR_TBF | TBSCR_TBE) |
5b1d7137 WD |
247 | |
248 | /*----------------------------------------------------------------------- | |
249 | * RTCSC - Real-Time Clock Status and Control Register 11-27 | |
250 | *----------------------------------------------------------------------- | |
251 | */ | |
6d0f6bcf JCPV |
252 | /*%%%#define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTF| RTCSC_RTE) */ |
253 | #define CONFIG_SYS_RTCSC (RTCSC_SEC | RTCSC_ALR | RTCSC_RTE) | |
5b1d7137 WD |
254 | |
255 | /*----------------------------------------------------------------------- | |
256 | * PISCR - Periodic Interrupt Status and Control 11-31 | |
257 | *----------------------------------------------------------------------- | |
258 | * Clear Periodic Interrupt Status, Interrupt Timer freezing enabled | |
259 | */ | |
6d0f6bcf | 260 | #define CONFIG_SYS_PISCR (PISCR_PS | PISCR_PITF | PISCR_PTE) |
5b1d7137 WD |
261 | |
262 | /*----------------------------------------------------------------------- | |
263 | * PLPRCR - PLL, Low-Power, and Reset Control Register 15-30 | |
264 | *----------------------------------------------------------------------- | |
265 | * Reset PLL lock status sticky bit, timer expired status bit and timer | |
266 | * interrupt status bit | |
267 | * | |
268 | * If this is a 80 MHz CPU, set PLL multiplication factor to 5 (5*16=80)! | |
269 | */ | |
270 | /* up to 50 MHz we use a 1:1 clock */ | |
6d0f6bcf | 271 | #define CONFIG_SYS_PLPRCR ( (4 << PLPRCR_MF_SHIFT) | PLPRCR_TEXPS | PLPRCR_SPLSS | PLPRCR_TMIST) |
5b1d7137 WD |
272 | |
273 | /*----------------------------------------------------------------------- | |
274 | * SCCR - System Clock and reset Control Register 15-27 | |
275 | *----------------------------------------------------------------------- | |
276 | * Set clock output, timebase and RTC source and divider, | |
277 | * power management and some other internal clocks | |
278 | */ | |
279 | #define SCCR_MASK SCCR_EBDF00 | |
280 | /* up to 50 MHz we use a 1:1 clock */ | |
6d0f6bcf | 281 | #define CONFIG_SYS_SCCR (SCCR_COM00 | SCCR_TBS) |
5b1d7137 WD |
282 | |
283 | /*----------------------------------------------------------------------- | |
284 | * PCMCIA stuff | |
285 | *----------------------------------------------------------------------- | |
286 | * | |
287 | */ | |
6d0f6bcf JCPV |
288 | #define CONFIG_SYS_PCMCIA_MEM_ADDR (0xE0000000) |
289 | #define CONFIG_SYS_PCMCIA_MEM_SIZE ( 64 << 20 ) | |
290 | #define CONFIG_SYS_PCMCIA_DMA_ADDR (0xE4000000) | |
291 | #define CONFIG_SYS_PCMCIA_DMA_SIZE ( 64 << 20 ) | |
292 | #define CONFIG_SYS_PCMCIA_ATTRB_ADDR (0xE8000000) | |
293 | #define CONFIG_SYS_PCMCIA_ATTRB_SIZE ( 64 << 20 ) | |
294 | #define CONFIG_SYS_PCMCIA_IO_ADDR (0xEC000000) | |
295 | #define CONFIG_SYS_PCMCIA_IO_SIZE ( 64 << 20 ) | |
5b1d7137 WD |
296 | |
297 | /*----------------------------------------------------------------------- | |
298 | * IDE/ATA stuff (Supports IDE harddisk on PCMCIA Adapter) | |
299 | *----------------------------------------------------------------------- | |
300 | */ | |
301 | ||
8d1165e1 | 302 | #define CONFIG_IDE_PREINIT 1 /* Use preinit IDE hook */ |
5b1d7137 WD |
303 | #define CONFIG_IDE_8xx_PCCARD 1 /* Use IDE with PC Card Adapter */ |
304 | ||
305 | #undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */ | |
306 | #undef CONFIG_IDE_LED /* LED for ide not supported */ | |
307 | #undef CONFIG_IDE_RESET /* reset for ide not supported */ | |
308 | ||
6d0f6bcf JCPV |
309 | #define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */ |
310 | #define CONFIG_SYS_IDE_MAXDEVICE 1 /* max. 1 drive per IDE bus */ | |
5b1d7137 | 311 | |
6d0f6bcf | 312 | #define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000 |
5b1d7137 | 313 | |
6d0f6bcf | 314 | #define CONFIG_SYS_ATA_BASE_ADDR CONFIG_SYS_PCMCIA_MEM_ADDR |
5b1d7137 WD |
315 | |
316 | /* Offset for data I/O */ | |
6d0f6bcf | 317 | #define CONFIG_SYS_ATA_DATA_OFFSET (CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
5b1d7137 WD |
318 | |
319 | /* Offset for normal register accesses */ | |
6d0f6bcf | 320 | #define CONFIG_SYS_ATA_REG_OFFSET (2 * CONFIG_SYS_PCMCIA_MEM_SIZE + 0x320) |
5b1d7137 WD |
321 | |
322 | /* Offset for alternate registers */ | |
6d0f6bcf | 323 | #define CONFIG_SYS_ATA_ALT_OFFSET 0x0100 |
5b1d7137 WD |
324 | |
325 | /*----------------------------------------------------------------------- | |
326 | * | |
327 | *----------------------------------------------------------------------- | |
328 | * | |
329 | */ | |
6d0f6bcf JCPV |
330 | /* #define CONFIG_SYS_DER 0x2002000F */ |
331 | #define CONFIG_SYS_DER 0 | |
5b1d7137 WD |
332 | |
333 | /* | |
334 | * Init Memory Controller: | |
335 | * | |
336 | * BR0 and OR0 (FLASH) | |
337 | */ | |
338 | ||
339 | #define FLASH_BASE_PRELIM 0xFE000000 /* FLASH base */ | |
6d0f6bcf | 340 | #define CONFIG_SYS_PRELIM_OR_AM 0xFE000000 /* OR addr mask */ |
5b1d7137 WD |
341 | |
342 | /* FLASH timing: ACS = 0, TRLX = 0, CSNT = 0, SCY = 4, ETHR = 0, BIH = 1 */ | |
6d0f6bcf | 343 | #define CONFIG_SYS_OR_TIMING_FLASH (OR_SCY_4_CLK | OR_BI) |
5b1d7137 | 344 | |
6d0f6bcf JCPV |
345 | #define CONFIG_SYS_OR0_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_FLASH) |
346 | #define CONFIG_SYS_BR0_PRELIM ((FLASH_BASE_PRELIM & BR_BA_MSK) | BR_V) | |
5b1d7137 WD |
347 | |
348 | /* | |
349 | * BR1 and OR1 (SDRAM) | |
350 | * | |
351 | */ | |
352 | #define SDRAM_BASE_PRELIM 0x00000000 /* SDRAM base */ | |
353 | #define SDRAM_MAX_SIZE 0x01000000 /* max 16 MB */ | |
354 | ||
355 | /* SDRAM timing: Multiplexed addresses, GPL5 output to GPL5_A (don't care) */ | |
6d0f6bcf | 356 | #define CONFIG_SYS_OR_TIMING_SDRAM 0x00000E00 |
5b1d7137 | 357 | |
6d0f6bcf JCPV |
358 | #define CONFIG_SYS_OR1_PRELIM (CONFIG_SYS_PRELIM_OR_AM | CONFIG_SYS_OR_TIMING_SDRAM ) |
359 | #define CONFIG_SYS_BR1_PRELIM ((SDRAM_BASE_PRELIM & BR_BA_MSK) | BR_MS_UPMA | BR_V ) | |
5b1d7137 WD |
360 | |
361 | /* RPXLITE mem setting */ | |
6d0f6bcf JCPV |
362 | #define CONFIG_SYS_BR3_PRELIM 0xFA400001 /* BCSR */ |
363 | #define CONFIG_SYS_OR3_PRELIM 0xff7f8970 | |
364 | #define CONFIG_SYS_BR4_PRELIM 0xFA000401 /* NVRAM&SRAM */ | |
365 | #define CONFIG_SYS_OR4_PRELIM 0xFFF80970 | |
5b1d7137 | 366 | |
a6c7ad2f WD |
367 | /* ECCX CS settings */ |
368 | #define SED13806_OR 0xFFC00108 /* - 4 Mo | |
8bde7f77 WD |
369 | - Burst inhibit |
370 | - external TA */ | |
a6c7ad2f WD |
371 | #define SED13806_REG_ADDR 0xa0000000 |
372 | #define SED13806_ACCES 0x801 /* 16 bit access */ | |
373 | ||
374 | ||
375 | /* Global definitions for the ECCX board */ | |
376 | #define ECCX_CSR_ADDR (0xfac00000) | |
377 | #define ECCX_CSR8_OFFSET (0x8) | |
378 | #define ECCX_CSR11_OFFSET (0xB) | |
379 | #define ECCX_CSR12_OFFSET (0xC) | |
380 | ||
381 | #define ECCX_CSR8 (volatile unsigned char *)(ECCX_CSR_ADDR + ECCX_CSR8_OFFSET) | |
382 | #define ECCX_CSR11 (volatile unsigned char *)(ECCX_CSR_ADDR + ECCX_CSR11_OFFSET) | |
383 | #define ECCX_CSR12 (volatile unsigned char *)(ECCX_CSR_ADDR + ECCX_CSR12_OFFSET) | |
384 | ||
385 | ||
386 | #define REG_GPIO_CTRL 0x008 | |
387 | ||
388 | /* Definitions for CSR8 */ | |
389 | #define ECCX_ENEPSON 0x80 /* Bit 0: | |
8bde7f77 WD |
390 | 0= disable and reset SED1386 |
391 | 1= enable SED1386 */ | |
a6c7ad2f WD |
392 | /* Bit 1: 0= SED1386 in Big Endian mode */ |
393 | /* 1= SED1386 in little endian mode */ | |
394 | #define ECCX_LE 0x40 | |
395 | #define ECCX_BE 0x00 | |
396 | ||
397 | /* Bit 2,3: Selection */ | |
398 | /* 00 = Disabled */ | |
399 | /* 01 = CS2 is used for the SED1386 */ | |
400 | /* 10 = CS5 is used for the SED1386 */ | |
401 | /* 11 = reserved */ | |
402 | #define ECCX_CS2 0x10 | |
403 | #define ECCX_CS5 0x20 | |
404 | ||
405 | /* Definitions for CSR12 */ | |
406 | #define ECCX_ID 0x02 | |
407 | #define ECCX_860 0x01 | |
408 | ||
5b1d7137 WD |
409 | /* |
410 | * Memory Periodic Timer Prescaler | |
411 | */ | |
412 | ||
413 | /* periodic timer for refresh */ | |
6d0f6bcf | 414 | #define CONFIG_SYS_MAMR_PTA 58 |
5b1d7137 WD |
415 | |
416 | /* | |
417 | * Refresh clock Prescalar | |
418 | */ | |
6d0f6bcf | 419 | #define CONFIG_SYS_MPTPR MPTPR_PTP_DIV8 |
5b1d7137 WD |
420 | |
421 | /* | |
422 | * MAMR settings for SDRAM | |
423 | */ | |
424 | ||
425 | /* 10 column SDRAM */ | |
6d0f6bcf | 426 | #define CONFIG_SYS_MAMR_10COL ((CONFIG_SYS_MAMR_PTA << MAMR_PTA_SHIFT) | MAMR_PTAE | \ |
5b1d7137 WD |
427 | MAMR_AMA_TYPE_2 | MAMR_DSA_1_CYCL | MAMR_G0CLA_A12 | \ |
428 | MAMR_GPL_A4DIS | MAMR_RLFA_4X | MAMR_WLFA_3X | MAMR_TLFA_16X) | |
429 | ||
5b1d7137 WD |
430 | /*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */ |
431 | /* Configuration variable added by yooth. */ | |
432 | /*%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% */ | |
433 | ||
434 | /* | |
435 | * BCSRx | |
436 | * | |
437 | * Board Status and Control Registers | |
438 | * | |
439 | */ | |
440 | ||
441 | #define BCSR0 0xFA400000 | |
442 | #define BCSR1 0xFA400001 | |
443 | #define BCSR2 0xFA400002 | |
444 | #define BCSR3 0xFA400003 | |
445 | ||
446 | #define BCSR0_ENMONXCVR 0x01 /* Monitor XVCR Control */ | |
53677ef1 | 447 | #define BCSR0_ENNVRAM 0x02 /* CS4# Control */ |
5b1d7137 WD |
448 | #define BCSR0_LED5 0x04 /* LED5 control 0='on' 1='off' */ |
449 | #define BCSR0_LED4 0x08 /* LED4 control 0='on' 1='off' */ | |
450 | #define BCSR0_FULLDPLX 0x10 /* Ethernet XCVR Control */ | |
451 | #define BCSR0_COLTEST 0x20 | |
452 | #define BCSR0_ETHLPBK 0x40 | |
453 | #define BCSR0_ETHEN 0x80 | |
454 | ||
455 | #define BCSR1_PCVCTL7 0x01 /* PC Slot B Control */ | |
456 | #define BCSR1_PCVCTL6 0x02 | |
457 | #define BCSR1_PCVCTL5 0x04 | |
458 | #define BCSR1_PCVCTL4 0x08 | |
459 | #define BCSR1_IPB5SEL 0x10 | |
460 | ||
461 | #define BCSR2_MIIRST 0x80 | |
462 | #define BCSR2_MIIPWRDWN 0x40 | |
463 | #define BCSR2_MIICTL 0x08 | |
464 | ||
465 | #define BCSR3_BWRTC 0x01 /* Real Time Clock Battery */ | |
466 | #define BCSR3_BWNVR 0x02 /* NVRAM Battery */ | |
467 | #define BCSR3_RDY_BSY 0x04 /* Flash Operation */ | |
468 | #define BCSR3_RPXL 0x08 /* Reserved (reads back '1') */ | |
469 | #define BCSR3_D27 0x10 /* Dip Switch settings */ | |
470 | #define BCSR3_D26 0x20 | |
471 | #define BCSR3_D25 0x40 | |
472 | #define BCSR3_D24 0x80 | |
473 | ||
474 | ||
475 | /* | |
476 | * Environment setting | |
477 | */ | |
478 | ||
479 | /* #define CONFIG_ETHADDR 00:10:EC:00:2C:A2 */ | |
480 | /* #define CONFIG_IPADDR 10.10.106.1 */ | |
481 | /* #define CONFIG_SERVERIP 10.10.104.11 */ | |
482 | ||
483 | #endif /* __CONFIG_H */ |