]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/TQM5200.h
configs: Re-sync HUSH options
[people/ms/u-boot.git] / include / configs / TQM5200.h
CommitLineData
56523f12 1/*
69445d6c 2 * (C) Copyright 2003-2014
56523f12
WD
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
45a212c4 5 * (C) Copyright 2004-2006
56523f12
WD
6 * Martin Krause, TQ-Systems GmbH, martin.krause@tqs.de
7 *
3765b3e7 8 * SPDX-License-Identifier: GPL-2.0+
56523f12
WD
9 */
10
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
56523f12
WD
14/*
15 * High Level Configuration Options
16 * (easy to change)
17 */
18
b2a6dfe4 19#define CONFIG_MPC5200 1 /* This is an MPC5200 CPU */
5078cce8
WD
20#define CONFIG_TQM5200 1 /* ... on TQM5200 module */
21#undef CONFIG_TQM5200_REV100 /* define for revision 100 modules */
69445d6c 22#define CONFIG_DISPLAY_BOARDINFO
56523f12 23
2ae18241
WD
24/*
25 * Valid values for CONFIG_SYS_TEXT_BASE are:
26 * 0xFC000000 boot low (standard configuration with room for
27 * max 64 MByte Flash ROM)
28 * 0xFFF00000 boot high (for a backup copy of U-Boot)
29 * 0x00100000 boot from RAM (for testing only)
30 */
31#ifndef CONFIG_SYS_TEXT_BASE
32#define CONFIG_SYS_TEXT_BASE 0xFC000000
33#endif
34
5196a7a0 35/* On a Cameron or on a FO300 board or ... */
98e69567
HS
36#if !defined(CONFIG_CAM5200) && !defined(CONFIG_CHARON) \
37 && !defined(CONFIG_FO300)
5078cce8
WD
38#define CONFIG_STK52XX 1 /* ... on a STK52XX board */
39#endif
40
6d0f6bcf 41#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
56523f12 42
31d82672
BB
43#define CONFIG_HIGH_BATS 1 /* High BATs supported */
44
56523f12
WD
45/*
46 * Serial console configuration
47 */
5078cce8
WD
48#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
49#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
6d0f6bcf 50#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
bef92e21 51#define CONFIG_BOOTCOUNT_LIMIT 1
56523f12 52
6d3bc9b8 53#ifdef CONFIG_FO300
6d0f6bcf 54#define CONFIG_SYS_DEVICE_NULLDEV 1 /* enable null device */
6d3bc9b8
MB
55#define CONFIG_SILENT_CONSOLE 1 /* enable silent startup */
56#define CONFIG_BOARD_EARLY_INIT_F 1 /* used to detect S1 switch position */
ddde6b7c 57#define CONFIG_USB_BIN_FIXUP 1 /* for a buggy USB device */
6d3bc9b8
MB
58#if 0
59#define FO300_SILENT_CONSOLE_WHEN_S1_CLOSED 1 /* silent console on PSC1 when S1 */
60 /* switch is closed */
61#endif
62
63#undef FO300_SILENT_CONSOLE_WHEN_S1_CLOSED /* silent console on PSC1 when S1 */
64 /* switch is open */
5196a7a0 65#endif /* CONFIG_FO300 */
6d3bc9b8 66
98e69567 67#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
7e6bf358
WD
68#define CONFIG_PS2KBD /* AT-PS/2 Keyboard */
69#define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */
70#define CONFIG_PS2SERIAL 6 /* .. on PSC6 */
6d0f6bcf 71#define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */
7e6bf358
WD
72#define CONFIG_BOARD_EARLY_INIT_R
73#endif /* CONFIG_STK52XX */
56523f12 74
56523f12
WD
75/*
76 * PCI Mapping:
77 * 0x40000000 - 0x4fffffff - PCI Memory
78 * 0x50000000 - 0x50ffffff - PCI IO Space
79 */
98e69567 80#if defined(CONFIG_CHARON) || defined(CONFIG_STK52XX)
7e6bf358 81#define CONFIG_PCI 1
56523f12 82#define CONFIG_PCI_PNP 1
31a64923 83/* #define CONFIG_PCI_SCAN_SHOW 1 */
56523f12
WD
84
85#define CONFIG_PCI_MEM_BUS 0x40000000
86#define CONFIG_PCI_MEM_PHYS CONFIG_PCI_MEM_BUS
87#define CONFIG_PCI_MEM_SIZE 0x10000000
88
89#define CONFIG_PCI_IO_BUS 0x50000000
90#define CONFIG_PCI_IO_PHYS CONFIG_PCI_IO_BUS
91#define CONFIG_PCI_IO_SIZE 0x01000000
92
cd65a3dc 93#define CONFIG_EEPRO100 1
6d0f6bcf 94#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
56523f12 95#define CONFIG_NS8382X 1
83e40ba7 96#endif /* CONFIG_STK52XX */
56523f12 97
8f0b7cbe
WD
98/*
99 * Video console
100 */
5078cce8 101#ifndef CONFIG_TQM5200S /* No graphics controller on TQM5200S */
8f0b7cbe
WD
102#define CONFIG_VIDEO
103#define CONFIG_VIDEO_SM501
104#define CONFIG_VIDEO_SM501_32BPP
105#define CONFIG_CFB_CONSOLE
106#define CONFIG_VIDEO_LOGO
6d3bc9b8
MB
107
108#ifndef CONFIG_FO300
8f0b7cbe 109#define CONFIG_CONSOLE_EXTRA_INFO
6d3bc9b8
MB
110#else
111#define CONFIG_VIDEO_BMP_LOGO
112#endif
113
114#define CONFIG_VGA_AS_SINGLE_DEVICE
8f0b7cbe
WD
115#define CONFIG_VIDEO_SW_CURSOR
116#define CONFIG_SPLASH_SCREEN
6d0f6bcf 117#define CONFIG_SYS_CONSOLE_IS_IN_ENV
6d3bc9b8 118#endif /* #ifndef CONFIG_TQM5200S */
56523f12 119
56523f12
WD
120
121/* Partitions */
89c02e2c 122#define CONFIG_MAC_PARTITION
56523f12 123#define CONFIG_DOS_PARTITION
8f0b7cbe 124#define CONFIG_ISO_PARTITION
56523f12
WD
125
126/* USB */
98e69567
HS
127#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
128 defined(CONFIG_STK52XX)
7b59b3c7 129#define CONFIG_USB_OHCI_NEW
6d0f6bcf 130#define CONFIG_SYS_OHCI_BE_CONTROLLER
56523f12 131#define CONFIG_USB_STORAGE
afaac86f
WD
132#define CONFIG_CMD_FAT
133#define CONFIG_CMD_USB
53e336e9 134
6d0f6bcf
JCPV
135#undef CONFIG_SYS_USB_OHCI_BOARD_INIT
136#define CONFIG_SYS_USB_OHCI_CPU_INIT
137#define CONFIG_SYS_USB_OHCI_REGS_BASE MPC5XXX_USB
138#define CONFIG_SYS_USB_OHCI_SLOT_NAME "mpc5200"
139#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 15
53e336e9 140
56523f12
WD
141#endif
142
135ae006 143#ifndef CONFIG_CAM5200
56523f12 144/* POST support */
6d0f6bcf
JCPV
145#define CONFIG_POST (CONFIG_SYS_POST_MEMORY | \
146 CONFIG_SYS_POST_CPU | \
147 CONFIG_SYS_POST_I2C)
5078cce8 148#endif
56523f12
WD
149
150#ifdef CONFIG_POST
56523f12
WD
151/* preserve space for the post_word at end of on-chip SRAM */
152#define MPC5XXX_SRAM_POST_SIZE MPC5XXX_SRAM_SIZE-4
56523f12
WD
153#endif
154
56523f12
WD
155
156/*
a1aa0bb5 157 * BOOTP options
56523f12 158 */
a1aa0bb5
JL
159#define CONFIG_BOOTP_BOOTFILESIZE
160#define CONFIG_BOOTP_BOOTPATH
161#define CONFIG_BOOTP_GATEWAY
162#define CONFIG_BOOTP_HOSTNAME
163
164
56523f12 165/*
2694690e 166 * Command line configuration.
56523f12 167 */
2694690e
JL
168#define CONFIG_CMD_ASKENV
169#define CONFIG_CMD_DATE
170#define CONFIG_CMD_DHCP
171#define CONFIG_CMD_EEPROM
172#define CONFIG_CMD_I2C
173#define CONFIG_CMD_JFFS2
174#define CONFIG_CMD_MII
2694690e 175#define CONFIG_CMD_PING
2694690e
JL
176#define CONFIG_CMD_REGINFO
177#define CONFIG_CMD_SNTP
178#define CONFIG_CMD_BSP
179
180#ifdef CONFIG_VIDEO
181 #define CONFIG_CMD_BMP
182#endif
183
184#ifdef CONFIG_PCI
2b2a587d 185#define CONFIG_CMD_PCI
f33fca22 186#define CONFIG_PCIAUTO_SKIP_HOST_BRIDGE 1
2694690e
JL
187#endif
188
98e69567
HS
189#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
190 defined(CONFIG_MINIFAP) || defined(CONFIG_STK52XX)
2694690e
JL
191 #define CONFIG_CMD_IDE
192 #define CONFIG_CMD_FAT
193 #define CONFIG_CMD_EXT2
194#endif
195
98e69567
HS
196#if defined(CONFIG_CHARON) || defined(CONFIG_FO300) || \
197 defined(CONFIG_STK52XX)
2694690e
JL
198 #define CONFIG_CFG_USB
199 #define CONFIG_CFG_FAT
200#endif
201
af075ee9
JL
202#ifdef CONFIG_POST
203 #define CONFIG_CMD_DIAG
204#endif
205
56523f12 206
151ab83a
WD
207#define CONFIG_TIMESTAMP /* display image timestamps */
208
14d0a02a 209#if (CONFIG_SYS_TEXT_BASE != 0xFFF00000)
6d0f6bcf 210# define CONFIG_SYS_LOWBOOT 1 /* Boot low */
56523f12
WD
211#endif
212
213/*
214 * Autobooting
215 */
216#define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
217
81050926 218#define CONFIG_PREBOOT "echo;" \
4c4aca81 219 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
56523f12
WD
220 "echo"
221
222#undef CONFIG_BOOTARGS
223
6d0f6bcf 224#if defined(CONFIG_TQM5200_B) && !defined(CONFIG_SYS_LOWBOOT)
78d620eb
WD
225# define ENV_UPDT \
226 "update=protect off FFF00000 +${filesize};" \
227 "erase FFF00000 +${filesize};" \
5078cce8 228 "cp.b 200000 FFF00000 ${filesize};" \
78d620eb
WD
229 "protect on FFF00000 +${filesize}\0"
230#else /* default lowboot configuration */
6d3bc9b8 231# define ENV_UPDT \
78d620eb
WD
232 "update=protect off FC000000 +${filesize};" \
233 "erase FC000000 +${filesize};" \
6d3bc9b8 234 "cp.b 200000 FC000000 ${filesize};" \
78d620eb
WD
235 "protect on FC000000 +${filesize}\0"
236#endif
5078cce8 237
e1f601b5 238#if defined(CONFIG_TQM5200)
6abaee42 239#define CUSTOM_ENV_SETTINGS \
e1f601b5 240 "hostname=tqm5200\0" \
6abaee42 241 "bootfile=/tftpboot/tqm5200/uImage\0" \
8f8416fa 242 "fdt_file=/tftpboot/tqm5200/tqm5200.dtb\0" \
6abaee42 243 "u-boot=/tftpboot/tqm5200/u-boot.bin\0"
e1f601b5 244#elif defined(CONFIG_CAM5200)
1636d1c8 245#define CUSTOM_ENV_SETTINGS \
6abaee42
RT
246 "bootfile=cam5200/uImage\0" \
247 "u-boot=cam5200/u-boot.bin\0" \
74de7aef 248 "setup=tftp 200000 cam5200/setup.img; source 200000\0"
6abaee42
RT
249#endif
250
a5cc5555
MK
251#if defined(CONFIG_TQM5200_B)
252#define ENV_FLASH_LAYOUT \
253 "fdt_addr=FC100000\0" \
254 "kernel_addr=FC140000\0" \
255 "ramdisk_addr=FC600000\0"
5624d66a
HS
256#elif defined(CONFIG_CHARON)
257#define ENV_FLASH_LAYOUT \
258 "fdt_addr=FDFC0000\0" \
259 "kernel_addr=FC0A0000\0" \
260 "ramdisk_addr=FC200000\0"
a5cc5555
MK
261#else /* !CONFIG_TQM5200_B */
262#define ENV_FLASH_LAYOUT \
263 "fdt_addr=FC0A0000\0" \
264 "kernel_addr=FC0C0000\0" \
265 "ramdisk_addr=FC300000\0"
266#endif
267
81050926 268#define CONFIG_EXTRA_ENV_SETTINGS \
56523f12 269 "netdev=eth0\0" \
e1f601b5 270 "console=ttyPSC0\0" \
a5cc5555 271 ENV_FLASH_LAYOUT \
d78791ae
BS
272 "kernel_addr_r=400000\0" \
273 "fdt_addr_r=600000\0" \
89c02e2c 274 "rootpath=/opt/eldk/ppc_6xx\0" \
56523f12 275 "ramargs=setenv bootargs root=/dev/ram rw\0" \
56523f12 276 "nfsargs=setenv bootargs root=/dev/nfs rw " \
fe126d8b
WD
277 "nfsroot=${serverip}:${rootpath}\0" \
278 "addip=setenv bootargs ${bootargs} " \
279 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
280 ":${hostname}:${netdev}:off panic=1\0" \
5078cce8 281 "addcons=setenv bootargs ${bootargs} " \
8f8416fa 282 "console=${console},${baudrate}\0" \
98e69567
HS
283 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
284 "flash_self_old=sete console ttyS0; " \
285 "run ramargs addip addcons addmtd; " \
fe126d8b 286 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
e1f601b5
BS
287 "flash_self=run ramargs addip addcons;" \
288 "bootm ${kernel_addr} ${ramdisk_addr} ${fdt_addr}\0" \
289 "flash_nfs_old=sete console ttyS0; run nfsargs addip addcons;" \
fe126d8b 290 "bootm ${kernel_addr}\0" \
e1f601b5 291 "flash_nfs=run nfsargs addip addcons;" \
8f8416fa 292 "bootm ${kernel_addr} - ${fdt_addr}\0" \
e1f601b5
BS
293 "net_nfs_old=tftp ${kernel_addr_r} ${bootfile};" \
294 "sete console ttyS0; run nfsargs addip addcons;bootm\0" \
295 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
296 "tftp ${fdt_addr_r} ${fdt_file}; " \
98e69567 297 "run nfsargs addip addcons addmtd; " \
e1f601b5 298 "bootm ${kernel_addr_r} - ${fdt_addr_r}\0" \
6abaee42 299 CUSTOM_ENV_SETTINGS \
5078cce8
WD
300 "load=tftp 200000 ${u-boot}\0" \
301 ENV_UPDT \
7e6bf358 302 ""
56523f12
WD
303
304#define CONFIG_BOOTCOMMAND "run net_nfs"
305
306/*
307 * IPB Bus clocking configuration.
308 */
6d0f6bcf 309#define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
56523f12 310
6d0f6bcf 311#if defined(CONFIG_SYS_IPBCLK_EQUALS_XLBCLK) && !defined(CONFIG_CAM5200)
56523f12
WD
312/*
313 * PCI Bus clocking configuration
314 *
315 * Actually a PCI Clock of 66 MHz is only set (in cpu_init.c) if
6d0f6bcf 316 * CONFIG_SYS_IPBCLK_EQUALS_XLBCLK is defined. This is because a PCI Clock of
c99512d6 317 * 66 MHz yet hasn't been tested with a IPB Bus Clock of 66 MHz.
56523f12 318 */
6d0f6bcf 319#define CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2 /* define for 66MHz speed */
56523f12
WD
320#endif
321
322/*
323 * I2C configuration
324 */
325#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
8f0b7cbe 326#ifdef CONFIG_TQM5200_REV100
6d0f6bcf 327#define CONFIG_SYS_I2C_MODULE 1 /* Select I2C module #1 for rev. 100 board */
56523f12 328#else
6d0f6bcf 329#define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 for all other revs */
56523f12
WD
330#endif
331
332/*
333 * I2C clock frequency
334 *
335 * Please notice, that the resulting clock frequency could differ from the
336 * configured value. This is because the I2C clock is derived from system
a187559e 337 * clock over a frequency divider with only a few divider values. U-Boot
6d0f6bcf 338 * calculates the best approximation for CONFIG_SYS_I2C_SPEED. However the calculated
56523f12
WD
339 * approximation allways lies below the configured value, never above.
340 */
6d0f6bcf
JCPV
341#define CONFIG_SYS_I2C_SPEED 100000 /* 100 kHz */
342#define CONFIG_SYS_I2C_SLAVE 0x7F
56523f12
WD
343
344/*
345 * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work
346 * also). For other EEPROMs configuration should be verified. On Mini-FAP the
347 * EEPROM (24C64) is on the same I2C address (but on other I2C bus), so the
348 * same configuration could be used.
349 */
6d0f6bcf
JCPV
350#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */
351#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
352#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */
353#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
56523f12
WD
354
355/*
356 * HW-Monitor configuration on Mini-FAP
357 */
358#if defined (CONFIG_MINIFAP)
6d0f6bcf 359#define CONFIG_SYS_I2C_HWMON_ADDR 0x2C
56523f12
WD
360#endif
361
362/* List of I2C addresses to be verified by POST */
56523f12 363#if defined (CONFIG_MINIFAP)
60aaaa07
PT
364#undef CONFIG_SYS_POST_I2C_ADDRS
365#define CONFIG_SYS_POST_I2C_ADDRS {CONFIG_SYS_I2C_EEPROM_ADDR, \
366 CONFIG_SYS_I2C_HWMON_ADDR, \
367 CONFIG_SYS_I2C_SLAVE}
56523f12
WD
368#endif
369
370/*
371 * Flash configuration
372 */
6d0f6bcf 373#define CONFIG_SYS_FLASH_BASE 0xFC000000
56523f12 374
d9384de2 375#if defined(CONFIG_CAM5200) && defined(CONFIG_CAM5200_NIOSFLASH)
6d0f6bcf 376#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* max num of flash banks
7299712c 377 (= chip selects) */
6d0f6bcf
JCPV
378#define CONFIG_SYS_FLASH_WORD_SIZE unsigned int /* main flash device with */
379#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
380#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
381
382#define CONFIG_SYS_FLASH_ADDR0 0x555
383#define CONFIG_SYS_FLASH_ADDR1 0x2AA
384#define CONFIG_SYS_FLASH_2ND_16BIT_DEV 1 /* NIOS flash is a 16bit device */
385#define CONFIG_SYS_MAX_FLASH_SECT 128
d9384de2
MB
386#else
387/* use CFI flash driver */
6d0f6bcf 388#define CONFIG_SYS_FLASH_CFI 1 /* Flash is CFI conformant */
00b1883a 389#define CONFIG_FLASH_CFI_DRIVER 1 /* Use the common driver */
085ecde1 390#define CONFIG_FLASH_CFI_MTD /* with MTD support */
6d0f6bcf
JCPV
391#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_BOOTCS_START }
392#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks
d9384de2 393 (= chip selects) */
6d0f6bcf 394#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max num of sects on one chip */
d9384de2 395#endif
7299712c 396
6d0f6bcf
JCPV
397#define CONFIG_SYS_FLASH_EMPTY_INFO
398#define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MByte */
399#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
56523f12 400
135ae006 401#if defined (CONFIG_CAM5200)
6d0f6bcf 402# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00040000)
5078cce8 403#elif defined(CONFIG_TQM5200_B)
6d0f6bcf 404# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00080000)
45a212c4 405#else
6d0f6bcf 406# define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + 0x00060000)
5078cce8
WD
407#endif
408
d534f5cc 409/* Dynamic MTD partition support */
68d7d651 410#define CONFIG_CMD_MTDPARTS
942556a9 411#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
259bff7c 412#define MTDIDS_DEFAULT "nor0=fc000000.flash"
5078cce8 413
5624d66a 414#if defined(CONFIG_STK52XX)
5078cce8 415# if defined(CONFIG_TQM5200_B)
6d0f6bcf 416# if defined(CONFIG_SYS_LOWBOOT)
259bff7c 417# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:1m(firmware)," \
a5cc5555
MK
418 "256k(dtb)," \
419 "2304k(kernel)," \
420 "2560k(small-fs)," \
45a212c4 421 "2m(initrd)," \
5078cce8
WD
422 "8m(misc)," \
423 "16m(big-fs)"
424# else /* highboot */
259bff7c 425# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:2560k(kernel),"\
5078cce8
WD
426 "3584k(small-fs)," \
427 "2m(initrd)," \
428 "8m(misc)," \
429 "15m(big-fs)," \
430 "1m(firmware)"
6d0f6bcf 431# endif /* CONFIG_SYS_LOWBOOT */
5078cce8 432# else /* !CONFIG_TQM5200_B */
259bff7c 433# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
e1f601b5
BS
434 "128k(dtb)," \
435 "2304k(kernel)," \
d534f5cc
WD
436 "2m(initrd)," \
437 "4m(small-fs)," \
5078cce8 438 "8m(misc)," \
e1f601b5 439 "15m(big-fs)"
5078cce8 440# endif /* CONFIG_TQM5200_B */
135ae006 441#elif defined (CONFIG_CAM5200)
259bff7c 442# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:768k(firmware),"\
5078cce8 443 "1792k(kernel)," \
7299712c
MB
444 "5632k(rootfs)," \
445 "24m(home)"
5624d66a
HS
446#elif defined (CONFIG_CHARON)
447# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
448 "1408k(kernel)," \
449 "2m(initrd)," \
450 "4m(small-fs)," \
451 "24320k(big-fs)," \
452 "256k(dts)"
6d3bc9b8 453#elif defined (CONFIG_FO300)
259bff7c 454# define MTDPARTS_DEFAULT "mtdparts=fc000000.flash:640k(firmware),"\
6d3bc9b8
MB
455 "1408k(kernel)," \
456 "2m(initrd)," \
457 "4m(small-fs)," \
458 "8m(misc)," \
459 "16m(big-fs)"
5078cce8
WD
460#else
461# error "Unknown Carrier Board"
462#endif /* CONFIG_STK52XX */
56523f12
WD
463
464/*
465 * Environment settings
466 */
5a1aceb0 467#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586 468#define CONFIG_ENV_SIZE 0x4000 /* 16 k - keep small for fast booting */
78d620eb 469#if defined(CONFIG_TQM5200_B) || defined (CONFIG_CAM5200)
0e8d1586 470#define CONFIG_ENV_SECT_SIZE 0x40000
45a212c4 471#else
0e8d1586 472#define CONFIG_ENV_SECT_SIZE 0x20000
5078cce8 473#endif /* CONFIG_TQM5200_B */
0e8d1586
JCPV
474#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
475#define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
56523f12
WD
476
477/*
478 * Memory map
479 */
6d0f6bcf
JCPV
480#define CONFIG_SYS_MBAR 0xF0000000
481#define CONFIG_SYS_SDRAM_BASE 0x00000000
482#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
56523f12
WD
483
484/* Use ON-Chip SRAM until RAM will be available */
6d0f6bcf 485#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
56523f12
WD
486#ifdef CONFIG_POST
487/* preserve space for the post_word at end of on-chip SRAM */
553f0982 488#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_POST_SIZE
56523f12 489#else
553f0982 490#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE
56523f12
WD
491#endif
492
493
25ddd1fb 494#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
6d0f6bcf 495#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
56523f12 496
14d0a02a 497#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
498#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
499# define CONFIG_SYS_RAMBOOT 1
56523f12
WD
500#endif
501
135ae006 502#if defined (CONFIG_CAM5200)
6d0f6bcf 503# define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
5078cce8 504#elif defined(CONFIG_TQM5200_B)
6d0f6bcf 505# define CONFIG_SYS_MONITOR_LEN (512 << 10) /* Reserve 512 kB for Monitor */
45a212c4 506#else
6d0f6bcf 507# define CONFIG_SYS_MONITOR_LEN (384 << 10) /* Reserve 384 kB for Monitor */
5078cce8
WD
508#endif
509
6d0f6bcf
JCPV
510#define CONFIG_SYS_MALLOC_LEN (1024 << 10) /* Reserve 1024 kB for malloc() */
511#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
56523f12
WD
512
513/*
514 * Ethernet configuration
515 */
516#define CONFIG_MPC5xxx_FEC 1
86321fc1 517#define CONFIG_MPC5xxx_FEC_MII100
56523f12 518/*
86321fc1 519 * Define CONFIG_MPC5xxx_FEC_MII10 to force FEC at 10Mb
56523f12 520 */
86321fc1 521/* #define CONFIG_MPC5xxx_FEC_MII10 */
56523f12
WD
522#define CONFIG_PHY_ADDR 0x00
523
524/*
525 * GPIO configuration
526 *
7299712c
MB
527 * use CS1: Bit 0 (mask: 0x80000000):
528 * 1 -> Pin gpio_wkup_6 as second SDRAM chip select (mem_cs1).
56523f12 529 * use ALT CAN position: Bits 2-3 (mask: 0x30000000):
7299712c
MB
530 * 00 -> No Alternatives, CAN1/2 on PSC2 according to PSC2 setting.
531 * SPI on PSC3 according to PSC3 setting. Use for CAM5200.
532 * 01 -> CAN1 on I2C1, CAN2 on Tmr0/1.
533 * Use for REV200 STK52XX boards and FO300 boards. Do not use
534 * with REV100 modules (because, there I2C1 is used as I2C bus).
535 * use ATA: Bits 6-7 (mask 0x03000000):
536 * 00 -> No ATA chip selects, csb_4/5 used as normal chip selects.
537 * Use for CAM5200 board.
538 * 01 -> ATA cs0/1 on csb_4/5. Use for the remaining boards.
539 * use PSC6: Bits 9-11 (mask 0x00700000):
540 * 000 -> use PSC6_0 to PSC6_3 as GPIO, PSC6 could not be used as
541 * UART, CODEC or IrDA.
542 * GPIO on PSC6_3 is used in post_hotkeys_pressed() to
543 * enable extended POST tests.
544 * Use for MINI-FAP and TQM5200_IB boards.
545 * 101 -> use PSC6 as UART. Pins PSC6_0 to PSC6_3 are used.
546 * Extended POST test is not available.
547 * Use for STK52xx, FO300 and CAM5200 boards.
95c44ec4
DZ
548 * WARNING: When the extended POST is enabled, these bits will
549 * be overridden by this code as GPIOs!
7299712c
MB
550 * use PCI_DIS: Bit 16 (mask 0x00008000):
551 * 1 -> disable PCI controller (on CAM5200 board).
552 * use USB: Bits 18-19 (mask 0x00003000):
553 * 10 -> two UARTs (on FO300 and CAM5200).
554 * use PSC3: Bits 20-23 (mask: 0x00000f00):
555 * 0000 -> All PSC3 pins are GPIOs.
556 * 1100 -> UART/SPI (on FO300 board).
557 * 0100 -> UART (on CAM5200 board).
558 * use PSC2: Bits 25:27 (mask: 0x00000030):
559 * 000 -> All PSC2 pins are GPIOs.
560 * 100 -> UART (on CAM5200 board).
561 * 001 -> CAN1/2 on PSC2 pins.
95c44ec4 562 * Use for REV100 STK52xx boards
7299712c
MB
563 * 01x -> Use AC97 (on FO300 board).
564 * use PSC1: Bits 29-31 (mask: 0x00000007):
565 * 100 -> UART (on all boards).
56523f12 566 */
98e69567 567#if !defined(CONFIG_SYS_GPS_PORT_CONFIG)
56523f12 568#if defined (CONFIG_MINIFAP)
6d0f6bcf 569# define CONFIG_SYS_GPS_PORT_CONFIG 0x91000004
7e6bf358 570#elif defined (CONFIG_STK52XX)
83e40ba7 571# if defined (CONFIG_STK52XX_REV100)
6d0f6bcf 572# define CONFIG_SYS_GPS_PORT_CONFIG 0x81500014
83e40ba7
WD
573# else /* STK52xx REV200 and above */
574# if defined (CONFIG_TQM5200_REV100)
575# error TQM5200 REV100 not supported on STK52XX REV200 or above
576# else/* TQM5200 REV200 and above */
6d0f6bcf 577# define CONFIG_SYS_GPS_PORT_CONFIG 0x91500404
83e40ba7 578# endif
8f0b7cbe 579# endif
6d3bc9b8 580#elif defined (CONFIG_FO300)
6d0f6bcf 581# define CONFIG_SYS_GPS_PORT_CONFIG 0x91502c24
7299712c 582#elif defined (CONFIG_CAM5200)
6d0f6bcf 583# define CONFIG_SYS_GPS_PORT_CONFIG 0x8050A444
83e40ba7 584#else /* TMQ5200 Inbetriebnahme-Board */
6d0f6bcf 585# define CONFIG_SYS_GPS_PORT_CONFIG 0x81000004
56523f12 586#endif
98e69567 587#endif
56523f12
WD
588
589/*
590 * RTC configuration
591 */
4f562f14
WD
592#if defined (CONFIG_STK52XX) && !defined (CONFIG_STK52XX_REV100)
593# define CONFIG_RTC_M41T11 1
6d0f6bcf
JCPV
594# define CONFIG_SYS_I2C_RTC_ADDR 0x68
595# define CONFIG_SYS_M41T11_BASE_YEAR 1900 /* because Linux uses the same base
edd0b509 596 year */
4f562f14
WD
597#else
598# define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
599#endif
56523f12
WD
600
601/*
602 * Miscellaneous configurable options
603 */
6d0f6bcf 604#define CONFIG_SYS_LONGHELP /* undef to save memory */
5078cce8 605
2751a95a 606#define CONFIG_CMDLINE_EDITING 1 /* add command line history */
5078cce8 607
6d0f6bcf 608#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
2694690e 609#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 610#define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
2694690e
JL
611#endif
612
613#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 614#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
56523f12 615#else
6d0f6bcf 616#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
56523f12 617#endif
6d0f6bcf
JCPV
618#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
619#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
620#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
56523f12
WD
621
622/* Enable an alternate, more extensive memory test */
6d0f6bcf 623#define CONFIG_SYS_ALT_MEMTEST
56523f12 624
6d0f6bcf
JCPV
625#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
626#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
56523f12 627
6d0f6bcf 628#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
56523f12 629
56523f12 630/*
a1aa0bb5 631 * Enable loopw command.
56523f12
WD
632 */
633#define CONFIG_LOOPW
634
635/*
636 * Various low-level settings
637 */
6d0f6bcf
JCPV
638#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
639#define CONFIG_SYS_HID0_FINAL HID0_ICE
56523f12 640
6d0f6bcf
JCPV
641#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
642#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
643#ifdef CONFIG_SYS_PCICLK_EQUALS_IPBCLK_DIV2
644#define CONFIG_SYS_BOOTCS_CFG 0x0008DF30 /* for pci_clk = 66 MHz */
56523f12 645#else
6d0f6bcf 646#define CONFIG_SYS_BOOTCS_CFG 0x0004DF30 /* for pci_clk = 33 MHz */
56523f12 647#endif
6d0f6bcf
JCPV
648#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
649#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
56523f12 650
7e6bf358 651#define CONFIG_LAST_STAGE_INIT
7e6bf358 652
56523f12
WD
653/*
654 * SRAM - Do not map below 2 GB in address space, because this area is used
655 * for SDRAM autosizing.
656 */
6d0f6bcf
JCPV
657#define CONFIG_SYS_CS2_START 0xE5000000
658#define CONFIG_SYS_CS2_SIZE 0x100000 /* 1 MByte */
659#define CONFIG_SYS_CS2_CFG 0x0004D930
56523f12
WD
660
661/*
662 * Grafic controller - Do not map below 2 GB in address space, because this
663 * area is used for SDRAM autosizing.
664 */
8f0b7cbe 665#define SM501_FB_BASE 0xE0000000
6d0f6bcf
JCPV
666#define CONFIG_SYS_CS1_START (SM501_FB_BASE)
667#define CONFIG_SYS_CS1_SIZE 0x4000000 /* 64 MByte */
668#define CONFIG_SYS_CS1_CFG 0x8F48FF70
669#define SM501_MMIO_BASE CONFIG_SYS_CS1_START + 0x03E00000
56523f12 670
6d0f6bcf
JCPV
671#define CONFIG_SYS_CS_BURST 0x00000000
672#define CONFIG_SYS_CS_DEADCYCLE 0x33333311 /* 1 dead cycle for flash and SM501 */
56523f12 673
7299712c 674#if defined(CONFIG_CAM5200)
6d0f6bcf
JCPV
675#define CONFIG_SYS_CS4_START 0xB0000000
676#define CONFIG_SYS_CS4_SIZE 0x00010000
677#define CONFIG_SYS_CS4_CFG 0x01019C10
7299712c 678
6d0f6bcf
JCPV
679#define CONFIG_SYS_CS5_START 0xD0000000
680#define CONFIG_SYS_CS5_SIZE 0x01208000
681#define CONFIG_SYS_CS5_CFG 0x1414BF10
7299712c
MB
682#endif
683
6d0f6bcf 684#define CONFIG_SYS_RESET_ADDRESS 0xff000000
56523f12
WD
685
686/*-----------------------------------------------------------------------
687 * USB stuff
688 *-----------------------------------------------------------------------
689 */
690#define CONFIG_USB_CLOCK 0x0001BBBB
691#define CONFIG_USB_CONFIG 0x00001000
692
693/*-----------------------------------------------------------------------
694 * IDE/ATA stuff Supports IDE harddisk
695 *-----------------------------------------------------------------------
696 */
697
81050926 698#undef CONFIG_IDE_8xx_PCCARD /* Use IDE with PC Card Adapter */
56523f12 699
81050926
WD
700#undef CONFIG_IDE_8xx_DIRECT /* Direct IDE not supported */
701#undef CONFIG_IDE_LED /* LED for ide not supported */
56523f12 702
81050926 703#define CONFIG_IDE_RESET /* reset for ide supported */
56523f12
WD
704#define CONFIG_IDE_PREINIT
705
6d0f6bcf
JCPV
706#define CONFIG_SYS_IDE_MAXBUS 1 /* max. 1 IDE bus */
707#define CONFIG_SYS_IDE_MAXDEVICE 2 /* max. 2 drives per IDE bus */
56523f12 708
6d0f6bcf 709#define CONFIG_SYS_ATA_IDE0_OFFSET 0x0000
56523f12 710
6d0f6bcf 711#define CONFIG_SYS_ATA_BASE_ADDR MPC5XXX_ATA
56523f12 712
95c44ec4 713/* Offset for data I/O */
6d0f6bcf 714#define CONFIG_SYS_ATA_DATA_OFFSET (0x0060)
56523f12 715
95c44ec4 716/* Offset for normal register accesses */
6d0f6bcf 717#define CONFIG_SYS_ATA_REG_OFFSET (CONFIG_SYS_ATA_DATA_OFFSET)
56523f12 718
95c44ec4 719/* Offset for alternate registers */
6d0f6bcf 720#define CONFIG_SYS_ATA_ALT_OFFSET (0x005C)
56523f12 721
95c44ec4 722/* Interval between registers */
6d0f6bcf 723#define CONFIG_SYS_ATA_STRIDE 4
56523f12 724
33af3e66 725/* Support ATAPI devices */
95c44ec4 726#define CONFIG_ATAPI 1
33af3e66 727
8f8416fa
BS
728/*-----------------------------------------------------------------------
729 * Open firmware flat tree support
730 *-----------------------------------------------------------------------
731 */
8f8416fa
BS
732#define OF_CPU "PowerPC,5200@0"
733#define OF_SOC "soc5200@f0000000"
734#define OF_TBCLK (bd->bi_busfreq / 4)
735#define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
736
56523f12 737#endif /* __CONFIG_H */