]>
Commit | Line | Data |
---|---|---|
d96f41e0 | 1 | /* |
1287e0c5 WG |
2 | * (C) Copyright 2007 |
3 | * Thomas Waehner, TQ-System GmbH, thomas.waehner@tqs.de. | |
4 | * | |
d96f41e0 SR |
5 | * (C) Copyright 2005 |
6 | * Stefan Roese, DENX Software Engineering, sr@denx.de. | |
7 | * | |
8 | * Wolfgang Denk <wd@denx.de> | |
9 | * Copyright 2004 Freescale Semiconductor. | |
10 | * (C) Copyright 2002,2003 Motorola,Inc. | |
11 | * Xianghua Xiao <X.Xiao@motorola.com> | |
12 | * | |
13 | * See file CREDITS for list of people who contributed to this | |
14 | * project. | |
15 | * | |
16 | * This program is free software; you can redistribute it and/or | |
17 | * modify it under the terms of the GNU General Public License as | |
18 | * published by the Free Software Foundation; either version 2 of | |
19 | * the License, or (at your option) any later version. | |
20 | * | |
21 | * This program is distributed in the hope that it will be useful, | |
22 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
23 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
24 | * GNU General Public License for more details. | |
25 | * | |
26 | * You should have received a copy of the GNU General Public License | |
27 | * along with this program; if not, write to the Free Software | |
28 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
29 | * MA 02111-1307 USA | |
30 | */ | |
31 | ||
32 | /* | |
1287e0c5 | 33 | * TQM85xx (8560/40/55/41/48) board configuration file |
d96f41e0 SR |
34 | */ |
35 | ||
36 | #ifndef __CONFIG_H | |
37 | #define __CONFIG_H | |
38 | ||
39 | /* High Level Configuration Options */ | |
40 | #define CONFIG_BOOKE 1 /* BOOKE */ | |
41 | #define CONFIG_E500 1 /* BOOKE e500 family */ | |
42 | #define CONFIG_MPC85xx 1 /* MPC8540/60/55/41 */ | |
43 | ||
44 | #define CONFIG_PCI | |
b9e8078b WG |
45 | #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */ |
46 | #define CONFIG_PCIX_CHECK /* PCIX olny works at 66 MHz */ | |
47 | #ifdef CONFIG_TQM8548 | |
48 | #define CONFIG_PCI1 | |
49 | #define CONFIG_PCIE1 | |
50 | #define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */ | |
51 | #endif | |
52 | ||
d96f41e0 SR |
53 | #define CONFIG_TSEC_ENET /* tsec ethernet support */ |
54 | ||
55 | #define CONFIG_MISC_INIT_R 1 /* Call misc_init_r */ | |
56 | ||
e8cc3f04 WG |
57 | /* |
58 | * Configuration for big NOR Flashes | |
59 | * | |
60 | * Define CONFIG_TQM_BIGFLASH for boards with more than 128 MiB NOR Flash. | |
61 | * Please be aware, that this changes the whole memory map (new CCSRBAR | |
62 | * address, etc). You have to use an adapted Linux kernel or FDT blob | |
63 | * if this option is set. | |
64 | */ | |
65 | #undef CONFIG_TQM_BIGFLASH | |
66 | ||
1c2deff2 WG |
67 | /* |
68 | * NAND flash support (disabled by default) | |
69 | * | |
70 | * Warning: NAND support will likely increase the U-Boot image size | |
71 | * to more than 256 KB. Please adjust TEXT_BASE if necessary. | |
72 | */ | |
73 | #undef CONFIG_NAND | |
74 | ||
d96f41e0 | 75 | /* |
1287e0c5 | 76 | * MPC8540 and MPC8548 don't have CPM module |
d96f41e0 | 77 | */ |
1287e0c5 | 78 | #if !defined(CONFIG_MPC8540) && !defined(CONFIG_MPC8548) |
d96f41e0 SR |
79 | #define CONFIG_CPM2 1 /* has CPM2 */ |
80 | #endif | |
81 | ||
b99ba167 | 82 | #define CONFIG_FSL_LAW 1 /* Use common FSL init code */ |
4d3521cc | 83 | |
d9ee843d WG |
84 | #undef CONFIG_CAN_DRIVER /* CAN Driver support */ |
85 | ||
d96f41e0 SR |
86 | /* |
87 | * sysclk for MPC85xx | |
88 | * | |
89 | * Two valid values are: | |
1287e0c5 WG |
90 | * 33333333 |
91 | * 66666666 | |
d96f41e0 SR |
92 | * |
93 | * Most PCI cards are still 33Mhz, so in the presence of PCI, 33MHz | |
94 | * is likely the desired value here, so that is now the default. | |
95 | * The board, however, can run at 66MHz. In any event, this value | |
96 | * must match the settings of some switches. Details can be found | |
97 | * in the README.mpc85xxads. | |
98 | */ | |
99 | ||
100 | #ifndef CONFIG_SYS_CLK_FREQ | |
101 | #define CONFIG_SYS_CLK_FREQ 33333333 | |
102 | #endif | |
103 | ||
104 | /* | |
105 | * These can be toggled for performance analysis, otherwise use default. | |
106 | */ | |
107 | #define CONFIG_L2_CACHE /* toggle L2 cache */ | |
108 | #define CONFIG_BTB /* toggle branch predition */ | |
109 | #define CONFIG_ADDR_STREAMING /* toggle addr streaming */ | |
110 | ||
6d0f6bcf | 111 | #define CONFIG_SYS_INIT_DBCR DBCR_IDM /* Enable Debug Exceptions */ |
d96f41e0 | 112 | |
6d0f6bcf JCPV |
113 | #undef CONFIG_SYS_DRAM_TEST /* memory test, takes time */ |
114 | #define CONFIG_SYS_MEMTEST_START 0x00000000 | |
115 | #define CONFIG_SYS_MEMTEST_END 0x10000000 | |
d96f41e0 SR |
116 | |
117 | /* | |
118 | * Base addresses -- Note these are effective addresses where the | |
119 | * actual resources get mapped (not physical addresses) | |
120 | */ | |
6d0f6bcf | 121 | #define CONFIG_SYS_CCSRBAR_DEFAULT 0xFF700000 /* CCSRBAR Default */ |
e8cc3f04 | 122 | #ifdef CONFIG_TQM_BIGFLASH |
6d0f6bcf | 123 | #define CONFIG_SYS_CCSRBAR 0xA0000000 /* relocated CCSRBAR */ |
e8cc3f04 | 124 | #else /* !CONFIG_TQM_BIGFLASH */ |
6d0f6bcf | 125 | #define CONFIG_SYS_CCSRBAR 0xE0000000 /* relocated CCSRBAR */ |
e8cc3f04 | 126 | #endif /* CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
127 | #define CONFIG_SYS_CCSRBAR_PHYS CONFIG_SYS_CCSRBAR /* physical addr of CCSRBAR */ |
128 | #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ | |
d96f41e0 | 129 | |
6d0f6bcf JCPV |
130 | #define CONFIG_SYS_PCI1_ADDR (CONFIG_SYS_CCSRBAR + 0x8000) |
131 | #define CONFIG_SYS_PCI2_ADDR (CONFIG_SYS_CCSRBAR + 0x9000) | |
132 | #define CONFIG_SYS_PCIE1_ADDR (CONFIG_SYS_CCSRBAR + 0xa000) | |
b9e8078b | 133 | |
d96f41e0 SR |
134 | /* |
135 | * DDR Setup | |
136 | */ | |
6d0f6bcf JCPV |
137 | #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory */ |
138 | #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE | |
d96f41e0 | 139 | |
457caecd KG |
140 | #define CONFIG_NUM_DDR_CONTROLLERS 1 |
141 | #define CONFIG_DIMM_SLOTS_PER_CTLR 1 | |
142 | #define CONFIG_CHIP_SELECTS_PER_CTRL 2 | |
143 | ||
d96f41e0 SR |
144 | #if defined(CONFIG_TQM8540) || defined(CONFIG_TQM8560) |
145 | /* TQM8540 & 8560 need DLL-override */ | |
146 | #define CONFIG_DDR_DLL /* DLL fix needed */ | |
147 | #define CONFIG_DDR_DEFAULT_CL 25 /* CAS latency 2,5 */ | |
b99ba167 | 148 | #endif /* CONFIG_TQM8540 || CONFIG_TQM8560 */ |
d96f41e0 | 149 | |
1287e0c5 WG |
150 | #if defined(CONFIG_TQM8541) || defined(CONFIG_TQM8555) || \ |
151 | defined(CONFIG_TQM8548) | |
d96f41e0 | 152 | #define CONFIG_DDR_DEFAULT_CL 30 /* CAS latency 3 */ |
1287e0c5 | 153 | #endif /* CONFIG_TQM8541 || CONFIG_TQM8555 || CONFIG_TQM8548 */ |
d96f41e0 | 154 | |
46346f27 WG |
155 | /* |
156 | * Old TQM85xx boards have 'M' type Spansion Flashes from the S29GLxxxM | |
157 | * series while new boards have 'N' type Flashes from the S29GLxxxN | |
158 | * series, which have bigger sectors: 2 x 128 instead of 2 x 64 KB. | |
159 | */ | |
1287e0c5 WG |
160 | #ifdef CONFIG_TQM8548 |
161 | #define CONFIG_TQM_FLASH_N_TYPE | |
162 | #endif /* CONFIG_TQM8548 */ | |
46346f27 | 163 | |
d96f41e0 SR |
164 | /* |
165 | * Flash on the Local Bus | |
166 | */ | |
e8cc3f04 | 167 | #ifdef CONFIG_TQM_BIGFLASH |
6d0f6bcf JCPV |
168 | #define CONFIG_SYS_FLASH0 0xE0000000 |
169 | #define CONFIG_SYS_FLASH1 0xC0000000 | |
e8cc3f04 | 170 | #else /* !CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
171 | #define CONFIG_SYS_FLASH0 0xFC000000 |
172 | #define CONFIG_SYS_FLASH1 0xF8000000 | |
e8cc3f04 | 173 | #endif /* CONFIG_TQM_BIGFLASH */ |
6d0f6bcf | 174 | #define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH1, CONFIG_SYS_FLASH0 } |
d96f41e0 | 175 | |
6d0f6bcf JCPV |
176 | #define CONFIG_SYS_LBC_FLASH_BASE CONFIG_SYS_FLASH1 /* Localbus flash start */ |
177 | #define CONFIG_SYS_FLASH_BASE CONFIG_SYS_LBC_FLASH_BASE /* start of FLASH */ | |
d96f41e0 | 178 | |
1287e0c5 WG |
179 | /* Default ORx timings are for <= 41.7 MHz Local Bus Clock. |
180 | * | |
181 | * Note: According to timing specifications external addr latch delay | |
182 | * (EAD, bit #0) must be set if Local Bus Clock is > 83 MHz. | |
183 | * | |
184 | * For other Local Bus Clocks see following table: | |
185 | * | |
6d0f6bcf | 186 | * Clock/MHz CONFIG_SYS_ORx_PRELIM |
1287e0c5 WG |
187 | * 166 0x.....CA5 |
188 | * 133 0x.....C85 | |
189 | * 100 0x.....C65 | |
190 | * 83 0x.....FA2 | |
191 | * 66 0x.....C82 | |
192 | * 50 0x.....C60 | |
193 | * 42 0x.....040 | |
194 | * 33 0x.....030 | |
195 | * 25 0x.....020 | |
196 | * | |
197 | */ | |
e8cc3f04 | 198 | #ifdef CONFIG_TQM_BIGFLASH |
6d0f6bcf JCPV |
199 | #define CONFIG_SYS_BR0_PRELIM 0xE0001801 /* port size 32bit */ |
200 | #define CONFIG_SYS_OR0_PRELIM 0xE0000040 /* 512MB Flash */ | |
201 | #define CONFIG_SYS_BR1_PRELIM 0xC0001801 /* port size 32bit */ | |
202 | #define CONFIG_SYS_OR1_PRELIM 0xE0000040 /* 512MB Flash */ | |
e8cc3f04 | 203 | #else /* !CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
204 | #define CONFIG_SYS_BR0_PRELIM 0xfc001801 /* port size 32bit */ |
205 | #define CONFIG_SYS_OR0_PRELIM 0xfc000040 /* 64MB Flash */ | |
206 | #define CONFIG_SYS_BR1_PRELIM 0xf8001801 /* port size 32bit */ | |
207 | #define CONFIG_SYS_OR1_PRELIM 0xfc000040 /* 64MB Flash */ | |
e8cc3f04 | 208 | #endif /* CONFIG_TQM_BIGFLASH */ |
d96f41e0 | 209 | |
6d0f6bcf | 210 | #define CONFIG_SYS_FLASH_CFI /* flash is CFI compat. */ |
00b1883a | 211 | #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */ |
6d0f6bcf JCPV |
212 | #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector */ |
213 | #define CONFIG_SYS_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash*/ | |
214 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 /* speed up output to Flash */ | |
d96f41e0 | 215 | |
6d0f6bcf JCPV |
216 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */ |
217 | #define CONFIG_SYS_MAX_FLASH_SECT 512 /* sectors per device */ | |
218 | #undef CONFIG_SYS_FLASH_CHECKSUM | |
219 | #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */ | |
220 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */ | |
d96f41e0 | 221 | |
6d0f6bcf | 222 | #define CONFIG_SYS_MONITOR_BASE TEXT_BASE /* start of monitor */ |
d96f41e0 | 223 | |
1287e0c5 WG |
224 | /* |
225 | * Note: when changing the Local Bus clock divider you have to | |
6d0f6bcf | 226 | * change the timing values in CONFIG_SYS_ORx_PRELIM. |
1287e0c5 WG |
227 | * |
228 | * LCRR[00:03] CLKDIV: System (CCB) clock divider. Valid values are 2, 4, 8. | |
229 | * LCRR[16:17] EADC : External address delay cycles. It should be set to 2 | |
230 | * for Local Bus Clock > 83.3 MHz. | |
231 | */ | |
6d0f6bcf JCPV |
232 | #define CONFIG_SYS_LBC_LCRR 0x00030008 /* LB clock ratio reg */ |
233 | #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */ | |
234 | #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */ | |
235 | #define CONFIG_SYS_LBC_MRTPR 0x20000000 /* LB refresh timer presc.*/ | |
d96f41e0 SR |
236 | |
237 | #define CONFIG_L1_INIT_RAM | |
6d0f6bcf JCPV |
238 | #define CONFIG_SYS_INIT_RAM_LOCK 1 |
239 | #define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_CCSRBAR \ | |
e8cc3f04 | 240 | + 0x04010000) /* Initial RAM address */ |
6d0f6bcf | 241 | #define CONFIG_SYS_INIT_RAM_END 0x4000 /* End used area in RAM */ |
d96f41e0 | 242 | |
6d0f6bcf JCPV |
243 | #define CONFIG_SYS_GBL_DATA_SIZE 128 /* num bytes initial data */ |
244 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE) | |
245 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET | |
d96f41e0 | 246 | |
6d0f6bcf JCPV |
247 | #define CONFIG_SYS_MONITOR_LEN (~TEXT_BASE + 1)/* Reserved for Monitor */ |
248 | #define CONFIG_SYS_MALLOC_LEN (384 * 1024) /* Reserved for malloc */ | |
d96f41e0 SR |
249 | |
250 | /* Serial Port */ | |
251 | #if defined(CONFIG_TQM8560) | |
252 | ||
b99ba167 WG |
253 | #define CONFIG_CONS_ON_SCC /* define if console on SCC */ |
254 | #undef CONFIG_CONS_NONE /* define if console on something else */ | |
255 | #define CONFIG_CONS_INDEX 1 /* which serial channel for console */ | |
d96f41e0 | 256 | |
b99ba167 | 257 | #else /* !CONFIG_TQM8560 */ |
d96f41e0 SR |
258 | |
259 | #define CONFIG_CONS_INDEX 1 | |
260 | #undef CONFIG_SERIAL_SOFTWARE_FIFO | |
6d0f6bcf JCPV |
261 | #define CONFIG_SYS_NS16550 |
262 | #define CONFIG_SYS_NS16550_SERIAL | |
263 | #define CONFIG_SYS_NS16550_REG_SIZE 1 | |
264 | #define CONFIG_SYS_NS16550_CLK get_bus_freq(0) | |
d96f41e0 | 265 | |
6d0f6bcf JCPV |
266 | #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500) |
267 | #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600) | |
d96f41e0 | 268 | |
bc8bb6d4 WD |
269 | /* PS/2 Keyboard */ |
270 | #define CONFIG_PS2KBD /* AT-PS/2 Keyboard */ | |
271 | #define CONFIG_PS2MULT /* .. on PS/2 Multiplexer */ | |
272 | #define CONFIG_PS2SERIAL 2 /* .. on DUART2 */ | |
6d0f6bcf | 273 | #define CONFIG_PS2MULT_DELAY (CONFIG_SYS_HZ/2) /* Initial delay */ |
bc8bb6d4 WD |
274 | #define CONFIG_BOARD_EARLY_INIT_R 1 |
275 | ||
966083e9 WD |
276 | #endif /* CONFIG_TQM8560 */ |
277 | ||
b99ba167 | 278 | #define CONFIG_BAUDRATE 115200 |
966083e9 | 279 | |
6d0f6bcf | 280 | #define CONFIG_SYS_BAUDRATE_TABLE \ |
b99ba167 | 281 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 115200} |
966083e9 | 282 | |
2751a95a | 283 | #define CONFIG_CMDLINE_EDITING 1 /* add command line history */ |
6d0f6bcf JCPV |
284 | #define CONFIG_SYS_HUSH_PARSER 1 /* Use the HUSH parser */ |
285 | #ifdef CONFIG_SYS_HUSH_PARSER | |
286 | #define CONFIG_SYS_PROMPT_HUSH_PS2 "> " | |
d96f41e0 SR |
287 | #endif |
288 | ||
25991353 WG |
289 | /* pass open firmware flat tree */ |
290 | #define CONFIG_OF_LIBFDT 1 | |
291 | #define CONFIG_OF_BOARD_SETUP 1 | |
292 | #define CONFIG_OF_STDOUT_VIA_ALIAS 1 | |
293 | ||
d9ee843d | 294 | /* CAN */ |
6d0f6bcf | 295 | #define CONFIG_SYS_CAN_BASE (CONFIG_SYS_CCSRBAR \ |
e8cc3f04 | 296 | + 0x03000000) /* CAN base address */ |
1c2deff2 | 297 | #ifdef CONFIG_CAN_DRIVER |
6d0f6bcf JCPV |
298 | #define CONFIG_SYS_CAN_OR_AM 0xFFFF8000 /* 32 KiB address mask */ |
299 | #define CONFIG_SYS_OR2_CAN (CONFIG_SYS_CAN_OR_AM | OR_UPM_BI) | |
300 | #define CONFIG_SYS_BR2_CAN ((CONFIG_SYS_CAN_BASE & BR_BA) | \ | |
d9ee843d WG |
301 | BR_PS_8 | BR_MS_UPMC | BR_V) |
302 | #endif /* CONFIG_CAN_DRIVER */ | |
303 | ||
20476726 JL |
304 | /* |
305 | * I2C | |
306 | */ | |
b99ba167 | 307 | #define CONFIG_FSL_I2C /* Use FSL common I2C driver */ |
d96f41e0 SR |
308 | #define CONFIG_HARD_I2C /* I2C with hardware support */ |
309 | #undef CONFIG_SOFT_I2C /* I2C bit-banged */ | |
6d0f6bcf JCPV |
310 | #define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */ |
311 | #define CONFIG_SYS_I2C_SLAVE 0x7F | |
312 | #define CONFIG_SYS_I2C_NOPROBES {0x48} /* Don't probe these addrs */ | |
313 | #define CONFIG_SYS_I2C_OFFSET 0x3000 | |
d96f41e0 SR |
314 | |
315 | /* I2C RTC */ | |
316 | #define CONFIG_RTC_DS1337 /* Use ds1337 rtc via i2c */ | |
6d0f6bcf | 317 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 /* at address 0x68 */ |
d96f41e0 SR |
318 | |
319 | /* I2C EEPROM */ | |
320 | /* | |
321 | * EEPROM configuration for onboard EEPROM M24C32 (M24C64 should work also). | |
322 | */ | |
6d0f6bcf JCPV |
323 | #define CONFIG_SYS_I2C_EEPROM_ADDR 0x50 /* 1010000x */ |
324 | #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2 | |
325 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5 /* =32 Bytes per write */ | |
326 | #define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20 | |
327 | #define CONFIG_SYS_I2C_MULTI_EEPROMS 1 /* more than one eeprom */ | |
d96f41e0 SR |
328 | |
329 | /* I2C SYSMON (LM75) */ | |
330 | #define CONFIG_DTT_LM75 1 /* ON Semi's LM75 */ | |
331 | #define CONFIG_DTT_SENSORS {0} /* Sensor addresses */ | |
6d0f6bcf JCPV |
332 | #define CONFIG_SYS_DTT_MAX_TEMP 70 |
333 | #define CONFIG_SYS_DTT_LOW_TEMP -30 | |
334 | #define CONFIG_SYS_DTT_HYSTERESIS 3 | |
d96f41e0 | 335 | |
b9e8078b | 336 | #ifndef CONFIG_PCIE1 |
d96f41e0 | 337 | /* RapidIO MMU */ |
e8cc3f04 | 338 | #ifdef CONFIG_TQM_BIGFLASH |
6d0f6bcf JCPV |
339 | #define CONFIG_SYS_RIO_MEM_BASE 0xb0000000 /* base address */ |
340 | #define CONFIG_SYS_RIO_MEM_SIZE 0x10000000 /* 256M */ | |
e8cc3f04 | 341 | #else /* !CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
342 | #define CONFIG_SYS_RIO_MEM_BASE 0xc0000000 /* base address */ |
343 | #define CONFIG_SYS_RIO_MEM_SIZE 0x20000000 /* 512M */ | |
e8cc3f04 | 344 | #endif /* CONFIG_TQM_BIGFLASH */ |
6d0f6bcf | 345 | #define CONFIG_SYS_RIO_MEM_PHYS CONFIG_SYS_RIO_MEM_BASE |
b9e8078b | 346 | #endif /* CONFIG_PCIE1 */ |
d96f41e0 | 347 | |
1c2deff2 WG |
348 | /* NAND FLASH */ |
349 | #ifdef CONFIG_NAND | |
350 | ||
cc4a0cee | 351 | #undef CONFIG_NAND_LEGACY |
1c2deff2 WG |
352 | |
353 | #define CONFIG_NAND_FSL_UPM 1 | |
354 | ||
355 | #define CONFIG_MTD_NAND_ECC_JFFS2 1 /* use JFFS2 ECC */ | |
356 | ||
357 | /* address distance between chip selects */ | |
6d0f6bcf JCPV |
358 | #define CONFIG_SYS_NAND_SELECT_DEVICE 1 |
359 | #define CONFIG_SYS_NAND_CS_DIST 0x200 | |
1c2deff2 | 360 | |
6d0f6bcf JCPV |
361 | #define CONFIG_SYS_NAND_SIZE 0x8000 |
362 | #define CONFIG_SYS_NAND0_BASE (CONFIG_SYS_CCSRBAR + 0x03010000) | |
363 | #define CONFIG_SYS_NAND1_BASE (CONFIG_SYS_NAND0_BASE + CONFIG_SYS_NAND_CS_DIST) | |
364 | #define CONFIG_SYS_NAND2_BASE (CONFIG_SYS_NAND1_BASE + CONFIG_SYS_NAND_CS_DIST) | |
365 | #define CONFIG_SYS_NAND3_BASE (CONFIG_SYS_NAND2_BASE + CONFIG_SYS_NAND_CS_DIST) | |
1c2deff2 | 366 | |
6d0f6bcf | 367 | #define CONFIG_SYS_MAX_NAND_DEVICE 2 /* Max number of NAND devices */ |
1c2deff2 WG |
368 | #define NAND_MAX_CHIPS 1 |
369 | ||
6d0f6bcf JCPV |
370 | #if (CONFIG_SYS_MAX_NAND_DEVICE == 1) |
371 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE } | |
372 | #elif (CONFIG_SYS_MAX_NAND_DEVICE == 2) | |
373 | #define CONFIG_SYS_NAND_QUIET_TEST 1 | |
374 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE, \ | |
375 | CONFIG_SYS_NAND1_BASE, \ | |
1c2deff2 | 376 | } |
6d0f6bcf JCPV |
377 | #elif (CONFIG_SYS_MAX_NAND_DEVICE == 4) |
378 | #define CONFIG_SYS_NAND_QUIET_TEST 1 | |
379 | #define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND0_BASE, \ | |
380 | CONFIG_SYS_NAND1_BASE, \ | |
381 | CONFIG_SYS_NAND2_BASE, \ | |
382 | CONFIG_SYS_NAND3_BASE, \ | |
1c2deff2 WG |
383 | } |
384 | #endif | |
385 | ||
386 | /* CS3 for NAND Flash */ | |
6d0f6bcf | 387 | #define CONFIG_SYS_BR3_PRELIM ((CONFIG_SYS_NAND0_BASE & BR_BA) | BR_PS_8 | \ |
1c2deff2 | 388 | BR_MS_UPMB | BR_V) |
6d0f6bcf | 389 | #define CONFIG_SYS_OR3_PRELIM (P2SZ_TO_AM(CONFIG_SYS_NAND_SIZE) | OR_UPM_BI) |
1c2deff2 WG |
390 | |
391 | #define NAND_BIG_DELAY_US 25 /* max tR for Samsung devices */ | |
392 | ||
393 | #endif /* CONFIG_NAND */ | |
394 | ||
d96f41e0 SR |
395 | /* |
396 | * General PCI | |
397 | * Addresses are mapped 1-1. | |
398 | */ | |
6d0f6bcf JCPV |
399 | #define CONFIG_SYS_PCI1_MEM_BASE 0x80000000 |
400 | #define CONFIG_SYS_PCI1_MEM_PHYS CONFIG_SYS_PCI1_MEM_BASE | |
401 | #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */ | |
402 | #define CONFIG_SYS_PCI1_IO_BASE (CONFIG_SYS_CCSRBAR + 0x02000000) | |
403 | #define CONFIG_SYS_PCI1_IO_PHYS CONFIG_SYS_PCI1_IO_BASE | |
404 | #define CONFIG_SYS_PCI1_IO_SIZE 0x1000000 /* 16M */ | |
d96f41e0 | 405 | |
b9e8078b | 406 | /* PCI view of System Memory */ |
6d0f6bcf JCPV |
407 | #define CONFIG_SYS_PCI_MEMORY_BUS 0x00000000 |
408 | #define CONFIG_SYS_PCI_MEMORY_PHYS 0x00000000 | |
409 | #define CONFIG_SYS_PCI_MEMORY_SIZE 0x80000000 | |
b9e8078b WG |
410 | |
411 | #ifdef CONFIG_PCIE1 | |
412 | /* | |
413 | * General PCI express | |
414 | * Addresses are mapped 1-1. | |
415 | */ | |
e8cc3f04 | 416 | #ifdef CONFIG_TQM_BIGFLASH |
6d0f6bcf JCPV |
417 | #define CONFIG_SYS_PCIE1_MEM_BASE 0xb0000000 |
418 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x10000000 /* 512M */ | |
419 | #define CONFIG_SYS_PCIE1_IO_BASE 0xaf000000 | |
e8cc3f04 | 420 | #else /* !CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
421 | #define CONFIG_SYS_PCIE1_MEM_BASE 0xc0000000 |
422 | #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */ | |
423 | #define CONFIG_SYS_PCIE1_IO_BASE 0xef000000 | |
e8cc3f04 | 424 | #endif /* CONFIG_TQM_BIGFLASH */ |
6d0f6bcf JCPV |
425 | #define CONFIG_SYS_PCIE1_MEM_PHYS CONFIG_SYS_PCIE1_MEM_BASE |
426 | #define CONFIG_SYS_PCIE1_IO_PHYS CONFIG_SYS_PCIE1_IO_BASE | |
427 | #define CONFIG_SYS_PCIE1_IO_SIZE 0x1000000 /* 16M */ | |
b9e8078b WG |
428 | #endif /* CONFIG_PCIE1 */ |
429 | ||
d96f41e0 SR |
430 | #if defined(CONFIG_PCI) |
431 | ||
432 | #define CONFIG_PCI_PNP /* do pci plug-and-play */ | |
433 | ||
434 | #define CONFIG_EEPRO100 | |
435 | #undef CONFIG_TULIP | |
436 | ||
437 | #undef CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */ | |
6d0f6bcf | 438 | #define CONFIG_SYS_PCI_SUBSYS_VENDORID 0x1057 /* Motorola */ |
d96f41e0 | 439 | |
b99ba167 | 440 | #endif /* CONFIG_PCI */ |
d96f41e0 SR |
441 | |
442 | #define CONFIG_NET_MULTI 1 | |
443 | ||
444 | #define CONFIG_MII 1 /* MII PHY management */ | |
255a3577 KP |
445 | #define CONFIG_TSEC1 1 |
446 | #define CONFIG_TSEC1_NAME "TSEC0" | |
447 | #define CONFIG_TSEC2 1 | |
448 | #define CONFIG_TSEC2_NAME "TSEC1" | |
d96f41e0 SR |
449 | #define TSEC1_PHY_ADDR 2 |
450 | #define TSEC2_PHY_ADDR 1 | |
451 | #define TSEC1_PHYIDX 0 | |
452 | #define TSEC2_PHYIDX 0 | |
3a79013e AF |
453 | #define TSEC1_FLAGS TSEC_GIGABIT |
454 | #define TSEC2_FLAGS TSEC_GIGABIT | |
d96f41e0 SR |
455 | #define FEC_PHY_ADDR 3 |
456 | #define FEC_PHYIDX 0 | |
3a79013e | 457 | #define FEC_FLAGS 0 |
10327dc5 | 458 | #define CONFIG_HAS_ETH0 |
d96f41e0 SR |
459 | #define CONFIG_HAS_ETH1 |
460 | #define CONFIG_HAS_ETH2 | |
461 | ||
1287e0c5 WG |
462 | #ifdef CONFIG_TQM8548 |
463 | /* | |
464 | * TQM8548 has 4 ethernet ports. 4 ETSEC's. | |
465 | * | |
466 | * On the STK85xx Starterkit the ETSEC3/4 ports are on an | |
467 | * additional adapter (AIO) between module and Starterkit. | |
468 | */ | |
469 | #define CONFIG_TSEC3 1 | |
470 | #define CONFIG_TSEC3_NAME "TSEC2" | |
471 | #define CONFIG_TSEC4 1 | |
472 | #define CONFIG_TSEC4_NAME "TSEC3" | |
473 | #define TSEC3_PHY_ADDR 4 | |
474 | #define TSEC4_PHY_ADDR 5 | |
475 | #define TSEC3_PHYIDX 0 | |
476 | #define TSEC4_PHYIDX 0 | |
477 | #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
478 | #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED) | |
479 | #define CONFIG_HAS_ETH3 | |
480 | #define CONFIG_HAS_ETH4 | |
481 | #endif /* CONFIG_TQM8548 */ | |
482 | ||
d96f41e0 SR |
483 | /* Options are TSEC[0-1], FEC */ |
484 | #define CONFIG_ETHPRIME "TSEC0" | |
485 | ||
486 | #if defined(CONFIG_TQM8540) | |
487 | /* | |
488 | * TQM8540 has 3 ethernet ports. 2 TSEC's and one FEC. | |
489 | * The FEC port is connected on the same signals as the FCC3 port | |
490 | * of the TQM8560 to the baseboard (STK85xx Starterkit). | |
491 | * | |
492 | * On the STK85xx Starterkit the X47/X50 jumper has to be set to | |
493 | * a - d (X50.2 - 3) to enable the FEC port. | |
494 | */ | |
495 | #define CONFIG_MPC85XX_FEC 1 | |
496 | #define CONFIG_MPC85XX_FEC_NAME "FEC" | |
497 | #endif | |
498 | ||
499 | #if defined(CONFIG_TQM8541) || defined(CONFIG_TQM8555) | |
500 | /* | |
501 | * TQM8541/55 have 4 ethernet ports. 2 TSEC's and 2 FCC's. Only one FCC port | |
502 | * can be used at once, since only one FCC port is available on the STK85xx | |
503 | * Starterkit. | |
504 | * | |
505 | * To use this port you have to configure U-Boot to use the FCC port 1...2 | |
506 | * and set the X47/X50 jumper to: | |
507 | * FCC1: a - b (X47.2 - X50.2) | |
508 | * FCC2: a - c (X50.2 - 1) | |
509 | */ | |
510 | #define CONFIG_ETHER_ON_FCC | |
b99ba167 | 511 | #define CONFIG_ETHER_INDEX 1 /* FCC channel for ethernet */ |
d96f41e0 SR |
512 | #endif |
513 | ||
514 | #if defined(CONFIG_TQM8560) | |
515 | /* | |
516 | * TQM8560 has 5 ethernet ports. 2 TSEC's and 3 FCC's. Only one FCC port | |
517 | * can be used at once, since only one FCC port is available on the STK85xx | |
518 | * Starterkit. | |
519 | * | |
520 | * To use this port you have to configure U-Boot to use the FCC port 1...3 | |
521 | * and set the X47/X50 jumper to: | |
522 | * FCC1: a - b (X47.2 - X50.2) | |
523 | * FCC2: a - c (X50.2 - 1) | |
524 | * FCC3: a - d (X50.2 - 3) | |
525 | */ | |
526 | #define CONFIG_ETHER_ON_FCC | |
b99ba167 | 527 | #define CONFIG_ETHER_INDEX 3 /* FCC channel for ethernet */ |
d96f41e0 SR |
528 | #endif |
529 | ||
530 | #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 1) | |
531 | #define CONFIG_ETHER_ON_FCC1 | |
6d0f6bcf | 532 | #define CONFIG_SYS_CMXFCR_MASK1 (CMXFCR_FC1 | CMXFCR_RF1CS_MSK | \ |
b99ba167 | 533 | CMXFCR_TF1CS_MSK) |
6d0f6bcf JCPV |
534 | #define CONFIG_SYS_CMXFCR_VALUE1 (CMXFCR_RF1CS_CLK11 | CMXFCR_TF1CS_CLK12) |
535 | #define CONFIG_SYS_CPMFCR_RAMTYPE 0 | |
536 | #define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) | |
d96f41e0 SR |
537 | #endif |
538 | ||
539 | #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 2) | |
540 | #define CONFIG_ETHER_ON_FCC2 | |
6d0f6bcf | 541 | #define CONFIG_SYS_CMXFCR_MASK2 (CMXFCR_FC2 | CMXFCR_RF2CS_MSK | \ |
b99ba167 | 542 | CMXFCR_TF2CS_MSK) |
6d0f6bcf JCPV |
543 | #define CONFIG_SYS_CMXFCR_VALUE2 (CMXFCR_RF2CS_CLK16 | CMXFCR_TF2CS_CLK13) |
544 | #define CONFIG_SYS_CPMFCR_RAMTYPE 0 | |
545 | #define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) | |
d96f41e0 SR |
546 | #endif |
547 | ||
548 | #if defined(CONFIG_ETHER_ON_FCC) && (CONFIG_ETHER_INDEX == 3) | |
549 | #define CONFIG_ETHER_ON_FCC3 | |
6d0f6bcf | 550 | #define CONFIG_SYS_CMXFCR_MASK3 (CMXFCR_FC3 | CMXFCR_RF3CS_MSK | \ |
b99ba167 | 551 | CMXFCR_TF3CS_MSK) |
6d0f6bcf JCPV |
552 | #define CONFIG_SYS_CMXFCR_VALUE3 (CMXFCR_RF3CS_CLK15 | CMXFCR_TF3CS_CLK14) |
553 | #define CONFIG_SYS_CPMFCR_RAMTYPE 0 | |
554 | #define CONFIG_SYS_FCC_PSMR (FCC_PSMR_FDE | FCC_PSMR_LPB) | |
d96f41e0 SR |
555 | #endif |
556 | ||
557 | /* | |
558 | * Environment | |
559 | */ | |
5a1aceb0 | 560 | #define CONFIG_ENV_IS_IN_FLASH 1 |
46346f27 WG |
561 | |
562 | #ifdef CONFIG_TQM_FLASH_N_TYPE | |
0e8d1586 | 563 | #define CONFIG_ENV_SECT_SIZE 0x40000 /* 256K (one sector) for env */ |
46346f27 | 564 | #else /* !CONFIG_TQM_FLASH_N_TYPE */ |
0e8d1586 | 565 | #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) for env */ |
46346f27 | 566 | #endif /* CONFIG_TQM_FLASH_N_TYPE */ |
6d0f6bcf | 567 | #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE) |
0e8d1586 JCPV |
568 | #define CONFIG_ENV_SIZE 0x2000 |
569 | #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR - CONFIG_ENV_SECT_SIZE) | |
570 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE) | |
d96f41e0 SR |
571 | |
572 | #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */ | |
6d0f6bcf | 573 | #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */ |
d96f41e0 | 574 | |
b99ba167 | 575 | #define CONFIG_TIMESTAMP /* Print image info with ts */ |
2835e518 | 576 | |
a1aa0bb5 JL |
577 | /* |
578 | * BOOTP options | |
579 | */ | |
580 | #define CONFIG_BOOTP_BOOTFILESIZE | |
581 | #define CONFIG_BOOTP_BOOTPATH | |
582 | #define CONFIG_BOOTP_GATEWAY | |
583 | #define CONFIG_BOOTP_HOSTNAME | |
584 | ||
1c2deff2 WG |
585 | #ifdef CONFIG_NAND |
586 | /* | |
587 | * Use NAND-FLash as JFFS2 device | |
588 | */ | |
589 | #define CONFIG_CMD_NAND | |
590 | #define CONFIG_CMD_JFFS2 | |
591 | ||
592 | #define CONFIG_JFFS2_NAND 1 | |
593 | ||
594 | #ifdef CONFIG_JFFS2_CMDLINE | |
595 | #define MTDIDS_DEFAULT "nand0=TQM85xx-nand" | |
596 | #define MTDPARTS_DEFAULT "mtdparts=TQM85xx-nand:-" | |
597 | #else | |
598 | #define CONFIG_JFFS2_DEV "nand0" /* NAND device jffs2 lives on */ | |
599 | #define CONFIG_JFFS2_PART_OFFSET 0 /* start of jffs2 partition */ | |
600 | #define CONFIG_JFFS2_PART_SIZE 0x200000 /* size of jffs2 partition */ | |
601 | #endif /* CONFIG_JFFS2_CMDLINE */ | |
602 | ||
603 | #endif /* CONFIG_NAND */ | |
604 | ||
2835e518 JL |
605 | /* |
606 | * Command line configuration. | |
607 | */ | |
608 | #include <config_cmd_default.h> | |
609 | ||
610 | #define CONFIG_CMD_PING | |
611 | #define CONFIG_CMD_I2C | |
612 | #define CONFIG_CMD_DHCP | |
613 | #define CONFIG_CMD_NFS | |
614 | #define CONFIG_CMD_SNTP | |
615 | #define CONFIG_CMD_DATE | |
616 | #define CONFIG_CMD_EEPROM | |
617 | #define CONFIG_CMD_DTT | |
618 | #define CONFIG_CMD_MII | |
619 | ||
d96f41e0 | 620 | #if defined(CONFIG_PCI) |
b99ba167 | 621 | #define CONFIG_CMD_PCI |
d96f41e0 SR |
622 | #endif |
623 | ||
d96f41e0 SR |
624 | #undef CONFIG_WATCHDOG /* watchdog disabled */ |
625 | ||
626 | /* | |
627 | * Miscellaneous configurable options | |
628 | */ | |
6d0f6bcf JCPV |
629 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
630 | #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */ | |
631 | #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */ | |
d96f41e0 | 632 | |
2835e518 | 633 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 634 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
d96f41e0 | 635 | #else |
6d0f6bcf | 636 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
d96f41e0 SR |
637 | #endif |
638 | ||
6d0f6bcf JCPV |
639 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ |
640 | sizeof(CONFIG_SYS_PROMPT) + 16) /* Print Buf Size */ | |
641 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
642 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
643 | #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1ms ticks */ | |
d96f41e0 SR |
644 | |
645 | /* | |
646 | * For booting Linux, the board info and command line data | |
647 | * have to be in the first 8 MB of memory, since this is | |
648 | * the maximum mapped by the Linux kernel during initialization. | |
649 | */ | |
6d0f6bcf | 650 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
d96f41e0 | 651 | |
d96f41e0 SR |
652 | /* |
653 | * Internal Definitions | |
654 | * | |
655 | * Boot Flags | |
656 | */ | |
657 | #define BOOTFLAG_COLD 0x01 /* Power-On: Boot from FLASH */ | |
658 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
659 | ||
2835e518 | 660 | #if defined(CONFIG_CMD_KGDB) |
d96f41e0 SR |
661 | #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port*/ |
662 | #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */ | |
663 | #endif | |
664 | ||
d96f41e0 SR |
665 | #define CONFIG_LOADADDR 200000 /* default addr for tftp & bootm*/ |
666 | ||
667 | #define CONFIG_BOOTDELAY 5 /* -1 disables auto-boot */ | |
668 | ||
669 | #define CONFIG_PREBOOT "echo;" \ | |
d8519dc7 | 670 | "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \ |
d96f41e0 SR |
671 | "echo" |
672 | ||
673 | #undef CONFIG_BOOTARGS /* the boot command will set bootargs */ | |
674 | ||
25991353 WG |
675 | |
676 | /* | |
677 | * Setup some board specific values for the default environment variables | |
678 | */ | |
679 | #ifdef CONFIG_CPM2 | |
0e8d1586 | 680 | #define CONFIG_ENV_CONSDEV "consdev=ttyCPM0\0" |
25991353 | 681 | #else |
0e8d1586 | 682 | #define CONFIG_ENV_CONSDEV "consdev=ttyS0\0" |
25991353 | 683 | #endif |
0e8d1586 | 684 | #define CONFIG_ENV_FDT_FILE "fdt_file="MK_STR(CONFIG_HOSTNAME)"/" \ |
25991353 | 685 | MK_STR(CONFIG_HOSTNAME)".dtb\0" |
0e8d1586 JCPV |
686 | #define CONFIG_ENV_BOOTFILE "bootfile="MK_STR(CONFIG_HOSTNAME)"/uImage\0" |
687 | #define CONFIG_ENV_UBOOT "uboot="MK_STR(CONFIG_HOSTNAME)"/u-boot.bin\0" \ | |
25991353 WG |
688 | "uboot_addr="MK_STR(TEXT_BASE)"\0" |
689 | ||
d96f41e0 | 690 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
0e8d1586 JCPV |
691 | CONFIG_ENV_BOOTFILE \ |
692 | CONFIG_ENV_FDT_FILE \ | |
693 | CONFIG_ENV_CONSDEV \ | |
d96f41e0 | 694 | "netdev=eth0\0" \ |
d96f41e0 SR |
695 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
696 | "nfsroot=$serverip:$rootpath\0" \ | |
697 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
698 | "addip=setenv bootargs $bootargs " \ | |
699 | "ip=$ipaddr:$serverip:$gatewayip:$netmask" \ | |
700 | ":$hostname:$netdev:off panic=1\0" \ | |
701 | "addcons=setenv bootargs $bootargs " \ | |
702 | "console=$consdev,$baudrate\0" \ | |
703 | "flash_nfs=run nfsargs addip addcons;" \ | |
25991353 | 704 | "bootm $kernel_addr - $fdt_addr\0" \ |
d96f41e0 | 705 | "flash_self=run ramargs addip addcons;" \ |
25991353 WG |
706 | "bootm $kernel_addr $ramdisk_addr $fdt_addr\0" \ |
707 | "net_nfs=tftp $kernel_addr_r $bootfile;" \ | |
708 | "tftp $fdt_addr_r $fdt_file;" \ | |
709 | "run nfsargs addip addcons;" \ | |
710 | "bootm $kernel_addr_r - $fdt_addr_r\0" \ | |
d96f41e0 | 711 | "rootpath=/opt/eldk/ppc_85xx\0" \ |
25991353 WG |
712 | "fdt_addr_r=900000\0" \ |
713 | "kernel_addr_r=1000000\0" \ | |
714 | "fdt_addr=ffec0000\0" \ | |
715 | "kernel_addr=ffd00000\0" \ | |
716 | "ramdisk_addr=ff800000\0" \ | |
0e8d1586 | 717 | CONFIG_ENV_UBOOT \ |
25991353 WG |
718 | "load=tftp 100000 $uboot\0" \ |
719 | "update=protect off $uboot_addr +$filesize;" \ | |
720 | "erase $uboot_addr +$filesize;" \ | |
721 | "cp.b 100000 $uboot_addr $filesize;" \ | |
d96f41e0 | 722 | "setenv filesize;saveenv\0" \ |
d8ab58b2 | 723 | "upd=run load update\0" \ |
d96f41e0 SR |
724 | "" |
725 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
726 | ||
b99ba167 | 727 | #endif /* __CONFIG_H */ |