]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/astro_mcf5373l.h
Add GPL-2.0+ SPDX-License-Identifier to source files
[people/ms/u-boot.git] / include / configs / astro_mcf5373l.h
CommitLineData
9d79e575
WW
1/*
2 * Configuration settings for the Sentec Cobra Board.
3 *
4 * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
5 *
1a459660 6 * SPDX-License-Identifier: GPL-2.0+
9d79e575
WW
7 */
8
9/*
10 * configuration for ASTRO "Urmel" board.
11 * Originating from Cobra5272 configuration, messed up by
12 * Wolfgang Wegner <w.wegner@astro-kom.de>
13 * Please do not bother the original author with bug reports
14 * concerning this file.
15 */
16
17#ifndef _CONFIG_ASTRO_MCF5373L_H
18#define _CONFIG_ASTRO_MCF5373L_H
19
51926d5e
MV
20#include <linux/stringify.h>
21
9d79e575
WW
22/*
23 * set the card type to actually compile for; either of
24 * the possibilities listed below has to be used!
25 */
26#define CONFIG_ASTRO_V532 1
27
28#if CONFIG_ASTRO_V532
29#define ASTRO_ID 0xF8
30#elif CONFIG_ASTRO_V512
31#define ASTRO_ID 0xFA
32#elif CONFIG_ASTRO_TWIN7S2
33#define ASTRO_ID 0xF9
34#elif CONFIG_ASTRO_V912
35#define ASTRO_ID 0xFC
36#elif CONFIG_ASTRO_COFDMDUOS2
37#define ASTRO_ID 0xFB
38#else
39#error No card type defined!
40#endif
41
42/*
43 * Define processor
44 * possible values for Urmel board: only Coldfire M5373 processor supported
45 * (please do not change)
46 */
47
48/* it seems not clear yet which processor defines we should use */
49#define CONFIG_MCF537x /* define processor family */
50#define CONFIG_MCF532x /* define processor family */
51#define CONFIG_M5373 /* define processor type */
52#define CONFIG_ASTRO5373L /* define board type */
53
54/* Command line configuration */
55#include <config_cmd_default.h>
56
57/*
d24f2d32 58 * CONFIG_RAM defines if u-boot is loaded via BDM (or started from
9d79e575
WW
59 * a different bootloader that has already performed RAM setup) or
60 * started directly from flash, which is the regular case for production
61 * boards.
62 */
d24f2d32 63#ifdef CONFIG_RAM
9d79e575 64#define CONFIG_MONITOR_IS_IN_RAM
14d0a02a 65#define CONFIG_SYS_TEXT_BASE 0x40020000
9d79e575
WW
66#define ENABLE_JFFS 0
67#else
14d0a02a 68#define CONFIG_SYS_TEXT_BASE 0x00000000
9d79e575
WW
69#define ENABLE_JFFS 1
70#endif
71
72/* Define which commmands should be available at u-boot command prompt */
73
74#define CONFIG_CMD_CACHE
75#define CONFIG_CMD_DATE
76#define CONFIG_CMD_ELF
77#define CONFIG_CMD_FLASH
78#define CONFIG_CMD_I2C
79#define CONFIG_CMD_MEMORY
80#define CONFIG_CMD_MISC
81#define CONFIG_CMD_XIMG
82#undef CONFIG_CMD_NET
83#undef CONFIG_CMD_NFS
84#if ENABLE_JFFS
85#define CONFIG_CMD_JFFS2
86#endif
87#define CONFIG_CMD_REGINFO
88#define CONFIG_CMD_LOADS
89#define CONFIG_CMD_LOADB
90#define CONFIG_CMD_FPGA
91#define CONFIG_CMDLINE_EDITING
92
93#define CONFIG_SYS_HUSH_PARSER
9d79e575
WW
94
95#define CONFIG_MCFRTC
96#undef RTC_DEBUG
97
98/* Timer */
99#define CONFIG_MCFTMR
100#undef CONFIG_MCFPIT
101
102/* I2C */
103#define CONFIG_FSL_I2C
104#define CONFIG_HARD_I2C /* I2C with hw support */
105#undef CONFIG_SOFT_I2C /* I2C bit-banged */
106#define CONFIG_SYS_I2C_SPEED 80000
107#define CONFIG_SYS_I2C_SLAVE 0x7F
108#define CONFIG_SYS_I2C_OFFSET 0x58000
109#define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
110
111/*
112 * Defines processor clock - important for correct timings concerning serial
113 * interface etc.
114 * CONFIG_SYS_HZ gives unit: 1000 -> 1 Hz ^= 1000 ms
115 */
116
117#define CONFIG_SYS_HZ 1000
118#define CONFIG_SYS_CLK 80000000
119#define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 3)
120#define CONFIG_SYS_SDRAM_SIZE 32 /* SDRAM size in MB */
121
122#define CONFIG_SYS_CORE_SRAM_SIZE 0x8000
123#define CONFIG_SYS_CORE_SRAM 0x80000000
124
125#define CONFIG_SYS_UNIFY_CACHE
126
127/*
128 * Define baudrate for UART1 (console output, tftp, ...)
129 * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud
130 * CONFIG_SYS_BAUDRATE_TABLE defines values that can be selected
131 * in u-boot command interface
132 */
133
134#define CONFIG_BAUDRATE 115200
9d79e575
WW
135
136#define CONFIG_MCFUART
137#define CONFIG_SYS_UART_PORT (2)
138#define CONFIG_SYS_UART2_ALT3_GPIO
139
140/*
141 * Watchdog configuration; Watchdog is disabled for running from RAM
142 * and set to highest possible value else. Beware there is no check
143 * in the watchdog code to validate the timeout value set here!
144 */
145
146#ifndef CONFIG_MONITOR_IS_IN_RAM
147#define CONFIG_WATCHDOG
148#define CONFIG_WATCHDOG_TIMEOUT 3355 /* timeout in milliseconds */
149#endif
150
151/*
152 * Configuration for environment
153 * Environment is located in the last sector of the flash
154 */
155
156#ifndef CONFIG_MONITOR_IS_IN_RAM
157#define CONFIG_ENV_OFFSET 0x1FF8000
158#define CONFIG_ENV_SECT_SIZE 0x8000
159#define CONFIG_ENV_IS_IN_FLASH 1
160#else
161/*
162 * environment in RAM - This is used to use a single PC-based application
163 * to load an image, load U-Boot, load an environment and then start U-Boot
164 * to execute the commands from the environment. Feedback is done via setting
165 * and reading memory locations.
166 */
167#define CONFIG_ENV_ADDR 0x40060000
168#define CONFIG_ENV_SECT_SIZE 0x8000
169#define CONFIG_ENV_IS_IN_FLASH 1
170#endif
171
172/* here we put our FPGA configuration... */
173#define CONFIG_MISC_INIT_R 1
174
175/* Define user parameters that have to be customized most likely */
176
177/* AUTOBOOT settings - booting images automatically by u-boot after power on */
178
179/*
180 * used for autoboot, delay in seconds u-boot will wait before starting
181 * defined (auto-)boot command, setting to -1 disables delay, setting to
182 * 0 will too prevent access to u-boot command interface: u-boot then has
183 * to be reflashed
184 * beware - watchdog is not serviced during autoboot delay time!
185 */
186#ifdef CONFIG_MONITOR_IS_IN_RAM
187#define CONFIG_BOOTDELAY 1
188#else
189#define CONFIG_BOOTDELAY 1
190#endif
191
192/*
193 * The following settings will be contained in the environment block ; if you
194 * want to use a neutral environment all those settings can be manually set in
195 * u-boot: 'set' command
196 */
197
9d79e575
WW
198#define CONFIG_EXTRA_ENV_SETTINGS \
199 "loaderversion=11\0" \
51926d5e 200 "card_id="__stringify(ASTRO_ID)"\0" \
9d79e575
WW
201 "alterafile=0\0" \
202 "xilinxfile=0\0" \
203 "xilinxload=imxtract 0x540000 $xilinxfile 0x41000000&&"\
204 "fpga load 0 0x41000000 $filesize\0" \
205 "alteraload=imxtract 0x6c0000 $alterafile 0x41000000&&"\
206 "fpga load 1 0x41000000 $filesize\0" \
207 "env_default=1\0" \
208 "env_check=if test $env_default -eq 1;"\
209 " then setenv env_default 0;saveenv;fi\0"
210
211/*
212 * "update" is a non-standard command that has to be supplied
213 * by external update.c; This is not included in mainline because
214 * it needs non-blocking CFI routines.
215 */
216#ifdef CONFIG_MONITOR_IS_IN_RAM
217#define CONFIG_BOOTCOMMAND "" /* no autoboot in this case */
218#else
219#if CONFIG_ASTRO_V532
220#define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\
221 "run xilinxload&&run alteraload&&bootm 0x80000;"\
222 "update;reset"
223#else
224#define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\
225 "run xilinxload&&bootm 0x80000;update;reset"
226#endif
227#endif
228
229/* default bootargs that are considered during boot */
230#define CONFIG_BOOTARGS " console=ttyS2,115200 rootfstype=romfs"\
231 " loaderversion=$loaderversion"
232
233#define CONFIG_SYS_PROMPT "URMEL > "
234
235/* default RAM address for user programs */
236#define CONFIG_SYS_LOAD_ADDR 0x20000
237
238#define CONFIG_SYS_LONGHELP
239
240#if (CONFIG_COMMANDS & CONFIG_CMD_KGDB)
241#define CONFIG_SYS_CBSIZE 1024
242#else
243#define CONFIG_SYS_CBSIZE 256
244#endif
245#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
246#define CONFIG_SYS_MAXARGS 16
247#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
248
249#define CONFIG_FPGA_COUNT 1
250#define CONFIG_FPGA
251#define CONFIG_FPGA_XILINX
252#define CONFIG_FPGA_SPARTAN3
253#define CONFIG_FPGA_ALTERA
254#define CONFIG_FPGA_CYCLON2
255#define CONFIG_SYS_FPGA_PROG_FEEDBACK
256#define CONFIG_SYS_FPGA_WAIT 1000
257
258/* End of user parameters to be customized */
259
260/* Defines memory range for test */
261
262#define CONFIG_SYS_MEMTEST_START 0x40020000
263#define CONFIG_SYS_MEMTEST_END 0x41ffffff
264
265/*
266 * Low Level Configuration Settings
267 * (address mappings, register initial values, etc.)
268 * You should know what you are doing if you make changes here.
269 */
270
271/* Base register address */
272
273#define CONFIG_SYS_MBAR 0xFC000000 /* Register Base Addrs */
274
275/* System Conf. Reg. & System Protection Reg. */
276
277#define CONFIG_SYS_SCR 0x0003;
278#define CONFIG_SYS_SPR 0xffff;
279
280/*
281 * Definitions for initial stack pointer and data area (in internal SRAM)
282 */
283#define CONFIG_SYS_INIT_RAM_ADDR 0x80000000
553f0982 284#define CONFIG_SYS_INIT_RAM_SIZE 0x8000
9d79e575 285#define CONFIG_SYS_INIT_RAM_CTRL 0x221
553f0982 286#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
25ddd1fb 287 GENERATED_GBL_DATA_SIZE)
9d79e575
WW
288#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
289
290/*
291 * Start addresses for the final memory configuration
292 * (Set up by the startup code)
293 * for MCF5373, the allowable range is 0x40000000 to 0x7FF00000
294 */
295#define CONFIG_SYS_SDRAM_BASE 0x40000000
296
297/*
298 * Chipselect bank definitions
299 *
300 * CS0 - Flash 32MB (first 16MB)
301 * CS1 - Flash 32MB (second half)
302 * CS2 - FPGA
303 * CS3 - FPGA
304 * CS4 - unused
305 * CS5 - unused
306 */
307#define CONFIG_SYS_CS0_BASE 0
308#define CONFIG_SYS_CS0_MASK 0x00ff0001
309#define CONFIG_SYS_CS0_CTRL 0x00001fc0
310
311#define CONFIG_SYS_CS1_BASE 0x01000000
312#define CONFIG_SYS_CS1_MASK 0x00ff0001
313#define CONFIG_SYS_CS1_CTRL 0x00001fc0
314
315#define CONFIG_SYS_CS2_BASE 0x20000000
316#define CONFIG_SYS_CS2_MASK 0x00ff0001
317#define CONFIG_SYS_CS2_CTRL 0x0000fec0
318
319#define CONFIG_SYS_CS3_BASE 0x21000000
320#define CONFIG_SYS_CS3_MASK 0x00ff0001
321#define CONFIG_SYS_CS3_CTRL 0x0000fec0
322
323#define CONFIG_SYS_FLASH_BASE 0x00000000
324
325#ifdef CONFIG_MONITOR_IS_IN_RAM
14d0a02a 326#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
9d79e575
WW
327#else
328/* This is mainly used during relocation in start.S */
329#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
330#endif
331/* Reserve 256 kB for Monitor */
332#define CONFIG_SYS_MONITOR_LEN (256 << 10)
333
334#define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024)
335/* Reserve 128 kB for malloc() */
336#define CONFIG_SYS_MALLOC_LEN (128 << 10)
337
338/*
339 * For booting Linux, the board info and command line data
340 * have to be in the first 8 MB of memory, since this is
341 * the maximum mapped by the Linux kernel during initialization ??
342 */
343#define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + \
344 (CONFIG_SYS_SDRAM_SIZE << 20))
345
346/* FLASH organization */
347#define CONFIG_SYS_MAX_FLASH_BANKS 1
348#define CONFIG_SYS_MAX_FLASH_SECT 259
349#define CONFIG_SYS_FLASH_ERASE_TOUT 1000
350
351#define CONFIG_SYS_FLASH_CFI 1
352#define CONFIG_FLASH_CFI_DRIVER 1
353#define CONFIG_SYS_FLASH_SIZE 0x2000000
354#define CONFIG_SYS_FLASH_PROTECTION 1
355#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
356#define CONFIG_SYS_FLASH_CFI_NONBLOCK 1
357
358#if ENABLE_JFFS
359/* JFFS Partition offset set */
360#define CONFIG_SYS_JFFS2_FIRST_BANK 0
361#define CONFIG_SYS_JFFS2_NUM_BANKS 1
362/* 512k reserved for u-boot */
363#define CONFIG_SYS_JFFS2_FIRST_SECTOR 0x40
364#endif
365
366/* Cache Configuration */
367#define CONFIG_SYS_CACHELINE_SIZE 16
368
dd9f054e 369#define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
553f0982 370 CONFIG_SYS_INIT_RAM_SIZE - 8)
dd9f054e 371#define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
553f0982 372 CONFIG_SYS_INIT_RAM_SIZE - 4)
dd9f054e
TL
373#define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA)
374#define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \
375 CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
376 CF_ACR_EN | CF_ACR_SM_ALL)
377#define CONFIG_SYS_CACHE_ICACR (CF_CACR_EC | CF_CACR_CINVA | \
378 CF_CACR_DCM_P)
379
9d79e575 380#endif /* _CONFIG_ASTRO_MCF5373L_H */