]>
Commit | Line | Data |
---|---|---|
9d79e575 WW |
1 | /* |
2 | * Configuration settings for the Sentec Cobra Board. | |
3 | * | |
4 | * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de> | |
5 | * | |
3765b3e7 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
9d79e575 WW |
7 | */ |
8 | ||
9 | /* | |
10 | * configuration for ASTRO "Urmel" board. | |
11 | * Originating from Cobra5272 configuration, messed up by | |
12 | * Wolfgang Wegner <w.wegner@astro-kom.de> | |
13 | * Please do not bother the original author with bug reports | |
14 | * concerning this file. | |
15 | */ | |
16 | ||
17 | #ifndef _CONFIG_ASTRO_MCF5373L_H | |
18 | #define _CONFIG_ASTRO_MCF5373L_H | |
19 | ||
51926d5e MV |
20 | #include <linux/stringify.h> |
21 | ||
9d79e575 WW |
22 | /* |
23 | * set the card type to actually compile for; either of | |
24 | * the possibilities listed below has to be used! | |
25 | */ | |
26 | #define CONFIG_ASTRO_V532 1 | |
27 | ||
28 | #if CONFIG_ASTRO_V532 | |
29 | #define ASTRO_ID 0xF8 | |
30 | #elif CONFIG_ASTRO_V512 | |
31 | #define ASTRO_ID 0xFA | |
32 | #elif CONFIG_ASTRO_TWIN7S2 | |
33 | #define ASTRO_ID 0xF9 | |
34 | #elif CONFIG_ASTRO_V912 | |
35 | #define ASTRO_ID 0xFC | |
36 | #elif CONFIG_ASTRO_COFDMDUOS2 | |
37 | #define ASTRO_ID 0xFB | |
38 | #else | |
39 | #error No card type defined! | |
40 | #endif | |
41 | ||
9d79e575 | 42 | /* Command line configuration */ |
9d79e575 | 43 | /* |
d24f2d32 | 44 | * CONFIG_RAM defines if u-boot is loaded via BDM (or started from |
9d79e575 WW |
45 | * a different bootloader that has already performed RAM setup) or |
46 | * started directly from flash, which is the regular case for production | |
47 | * boards. | |
48 | */ | |
d24f2d32 | 49 | #ifdef CONFIG_RAM |
9d79e575 | 50 | #define CONFIG_MONITOR_IS_IN_RAM |
9d79e575 WW |
51 | #define ENABLE_JFFS 0 |
52 | #else | |
9d79e575 WW |
53 | #define ENABLE_JFFS 1 |
54 | #endif | |
55 | ||
9d79e575 WW |
56 | #define CONFIG_MCFRTC |
57 | #undef RTC_DEBUG | |
58 | ||
59 | /* Timer */ | |
60 | #define CONFIG_MCFTMR | |
61 | #undef CONFIG_MCFPIT | |
62 | ||
63 | /* I2C */ | |
00f792e0 HS |
64 | #define CONFIG_SYS_I2C |
65 | #define CONFIG_SYS_I2C_FSL | |
66 | #define CONFIG_SYS_FSL_I2C_SPEED 80000 | |
67 | #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F | |
68 | #define CONFIG_SYS_FSL_I2C_OFFSET 0x58000 | |
9d79e575 WW |
69 | #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR |
70 | ||
71 | /* | |
72 | * Defines processor clock - important for correct timings concerning serial | |
73 | * interface etc. | |
9d79e575 WW |
74 | */ |
75 | ||
9d79e575 WW |
76 | #define CONFIG_SYS_CLK 80000000 |
77 | #define CONFIG_SYS_CPU_CLK (CONFIG_SYS_CLK * 3) | |
78 | #define CONFIG_SYS_SDRAM_SIZE 32 /* SDRAM size in MB */ | |
79 | ||
80 | #define CONFIG_SYS_CORE_SRAM_SIZE 0x8000 | |
81 | #define CONFIG_SYS_CORE_SRAM 0x80000000 | |
82 | ||
83 | #define CONFIG_SYS_UNIFY_CACHE | |
84 | ||
85 | /* | |
86 | * Define baudrate for UART1 (console output, tftp, ...) | |
87 | * default value of CONFIG_BAUDRATE for Sentec board: 19200 baud | |
88 | * CONFIG_SYS_BAUDRATE_TABLE defines values that can be selected | |
89 | * in u-boot command interface | |
90 | */ | |
91 | ||
9d79e575 WW |
92 | #define CONFIG_MCFUART |
93 | #define CONFIG_SYS_UART_PORT (2) | |
94 | #define CONFIG_SYS_UART2_ALT3_GPIO | |
95 | ||
96 | /* | |
97 | * Watchdog configuration; Watchdog is disabled for running from RAM | |
98 | * and set to highest possible value else. Beware there is no check | |
99 | * in the watchdog code to validate the timeout value set here! | |
100 | */ | |
101 | ||
102 | #ifndef CONFIG_MONITOR_IS_IN_RAM | |
103 | #define CONFIG_WATCHDOG | |
104 | #define CONFIG_WATCHDOG_TIMEOUT 3355 /* timeout in milliseconds */ | |
105 | #endif | |
106 | ||
107 | /* | |
108 | * Configuration for environment | |
109 | * Environment is located in the last sector of the flash | |
110 | */ | |
111 | ||
112 | #ifndef CONFIG_MONITOR_IS_IN_RAM | |
113 | #define CONFIG_ENV_OFFSET 0x1FF8000 | |
114 | #define CONFIG_ENV_SECT_SIZE 0x8000 | |
9d79e575 WW |
115 | #else |
116 | /* | |
117 | * environment in RAM - This is used to use a single PC-based application | |
118 | * to load an image, load U-Boot, load an environment and then start U-Boot | |
119 | * to execute the commands from the environment. Feedback is done via setting | |
120 | * and reading memory locations. | |
121 | */ | |
122 | #define CONFIG_ENV_ADDR 0x40060000 | |
123 | #define CONFIG_ENV_SECT_SIZE 0x8000 | |
9d79e575 WW |
124 | #endif |
125 | ||
126 | /* here we put our FPGA configuration... */ | |
127 | #define CONFIG_MISC_INIT_R 1 | |
128 | ||
129 | /* Define user parameters that have to be customized most likely */ | |
130 | ||
131 | /* AUTOBOOT settings - booting images automatically by u-boot after power on */ | |
132 | ||
9d79e575 WW |
133 | /* |
134 | * The following settings will be contained in the environment block ; if you | |
135 | * want to use a neutral environment all those settings can be manually set in | |
136 | * u-boot: 'set' command | |
137 | */ | |
138 | ||
9d79e575 WW |
139 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
140 | "loaderversion=11\0" \ | |
51926d5e | 141 | "card_id="__stringify(ASTRO_ID)"\0" \ |
9d79e575 WW |
142 | "alterafile=0\0" \ |
143 | "xilinxfile=0\0" \ | |
144 | "xilinxload=imxtract 0x540000 $xilinxfile 0x41000000&&"\ | |
145 | "fpga load 0 0x41000000 $filesize\0" \ | |
146 | "alteraload=imxtract 0x6c0000 $alterafile 0x41000000&&"\ | |
147 | "fpga load 1 0x41000000 $filesize\0" \ | |
148 | "env_default=1\0" \ | |
149 | "env_check=if test $env_default -eq 1;"\ | |
150 | " then setenv env_default 0;saveenv;fi\0" | |
151 | ||
152 | /* | |
153 | * "update" is a non-standard command that has to be supplied | |
154 | * by external update.c; This is not included in mainline because | |
155 | * it needs non-blocking CFI routines. | |
156 | */ | |
157 | #ifdef CONFIG_MONITOR_IS_IN_RAM | |
158 | #define CONFIG_BOOTCOMMAND "" /* no autoboot in this case */ | |
159 | #else | |
160 | #if CONFIG_ASTRO_V532 | |
161 | #define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\ | |
162 | "run xilinxload&&run alteraload&&bootm 0x80000;"\ | |
163 | "update;reset" | |
164 | #else | |
165 | #define CONFIG_BOOTCOMMAND "protect off 0x80000 0x1ffffff;run env_check;"\ | |
166 | "run xilinxload&&bootm 0x80000;update;reset" | |
167 | #endif | |
168 | #endif | |
169 | ||
9d79e575 WW |
170 | /* default RAM address for user programs */ |
171 | #define CONFIG_SYS_LOAD_ADDR 0x20000 | |
172 | ||
9d79e575 | 173 | #define CONFIG_FPGA_COUNT 1 |
9d79e575 | 174 | #define CONFIG_FPGA_SPARTAN3 |
9d79e575 WW |
175 | #define CONFIG_SYS_FPGA_PROG_FEEDBACK |
176 | #define CONFIG_SYS_FPGA_WAIT 1000 | |
177 | ||
178 | /* End of user parameters to be customized */ | |
179 | ||
180 | /* Defines memory range for test */ | |
181 | ||
182 | #define CONFIG_SYS_MEMTEST_START 0x40020000 | |
183 | #define CONFIG_SYS_MEMTEST_END 0x41ffffff | |
184 | ||
185 | /* | |
186 | * Low Level Configuration Settings | |
187 | * (address mappings, register initial values, etc.) | |
188 | * You should know what you are doing if you make changes here. | |
189 | */ | |
190 | ||
191 | /* Base register address */ | |
192 | ||
193 | #define CONFIG_SYS_MBAR 0xFC000000 /* Register Base Addrs */ | |
194 | ||
195 | /* System Conf. Reg. & System Protection Reg. */ | |
196 | ||
197 | #define CONFIG_SYS_SCR 0x0003; | |
198 | #define CONFIG_SYS_SPR 0xffff; | |
199 | ||
200 | /* | |
201 | * Definitions for initial stack pointer and data area (in internal SRAM) | |
202 | */ | |
203 | #define CONFIG_SYS_INIT_RAM_ADDR 0x80000000 | |
553f0982 | 204 | #define CONFIG_SYS_INIT_RAM_SIZE 0x8000 |
9d79e575 | 205 | #define CONFIG_SYS_INIT_RAM_CTRL 0x221 |
553f0982 | 206 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \ |
25ddd1fb | 207 | GENERATED_GBL_DATA_SIZE) |
9d79e575 WW |
208 | #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET |
209 | ||
210 | /* | |
211 | * Start addresses for the final memory configuration | |
212 | * (Set up by the startup code) | |
213 | * for MCF5373, the allowable range is 0x40000000 to 0x7FF00000 | |
214 | */ | |
215 | #define CONFIG_SYS_SDRAM_BASE 0x40000000 | |
216 | ||
217 | /* | |
218 | * Chipselect bank definitions | |
219 | * | |
220 | * CS0 - Flash 32MB (first 16MB) | |
221 | * CS1 - Flash 32MB (second half) | |
222 | * CS2 - FPGA | |
223 | * CS3 - FPGA | |
224 | * CS4 - unused | |
225 | * CS5 - unused | |
226 | */ | |
227 | #define CONFIG_SYS_CS0_BASE 0 | |
228 | #define CONFIG_SYS_CS0_MASK 0x00ff0001 | |
229 | #define CONFIG_SYS_CS0_CTRL 0x00001fc0 | |
230 | ||
231 | #define CONFIG_SYS_CS1_BASE 0x01000000 | |
232 | #define CONFIG_SYS_CS1_MASK 0x00ff0001 | |
233 | #define CONFIG_SYS_CS1_CTRL 0x00001fc0 | |
234 | ||
235 | #define CONFIG_SYS_CS2_BASE 0x20000000 | |
236 | #define CONFIG_SYS_CS2_MASK 0x00ff0001 | |
237 | #define CONFIG_SYS_CS2_CTRL 0x0000fec0 | |
238 | ||
239 | #define CONFIG_SYS_CS3_BASE 0x21000000 | |
240 | #define CONFIG_SYS_CS3_MASK 0x00ff0001 | |
241 | #define CONFIG_SYS_CS3_CTRL 0x0000fec0 | |
242 | ||
243 | #define CONFIG_SYS_FLASH_BASE 0x00000000 | |
244 | ||
245 | #ifdef CONFIG_MONITOR_IS_IN_RAM | |
14d0a02a | 246 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
9d79e575 WW |
247 | #else |
248 | /* This is mainly used during relocation in start.S */ | |
249 | #define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400) | |
250 | #endif | |
251 | /* Reserve 256 kB for Monitor */ | |
252 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) | |
253 | ||
254 | #define CONFIG_SYS_BOOTPARAMS_LEN (64 * 1024) | |
255 | /* Reserve 128 kB for malloc() */ | |
256 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) | |
257 | ||
258 | /* | |
259 | * For booting Linux, the board info and command line data | |
260 | * have to be in the first 8 MB of memory, since this is | |
261 | * the maximum mapped by the Linux kernel during initialization ?? | |
262 | */ | |
263 | #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + \ | |
264 | (CONFIG_SYS_SDRAM_SIZE << 20)) | |
265 | ||
266 | /* FLASH organization */ | |
267 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
268 | #define CONFIG_SYS_MAX_FLASH_SECT 259 | |
269 | #define CONFIG_SYS_FLASH_ERASE_TOUT 1000 | |
270 | ||
271 | #define CONFIG_SYS_FLASH_CFI 1 | |
272 | #define CONFIG_FLASH_CFI_DRIVER 1 | |
273 | #define CONFIG_SYS_FLASH_SIZE 0x2000000 | |
274 | #define CONFIG_SYS_FLASH_PROTECTION 1 | |
275 | #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 | |
276 | #define CONFIG_SYS_FLASH_CFI_NONBLOCK 1 | |
277 | ||
5296cb1d | 278 | #define LDS_BOARD_TEXT \ |
279 | . = DEFINED(env_offset) ? env_offset : .; \ | |
0649cd0d | 280 | env/embedded.o(.text*) |
5296cb1d | 281 | |
9d79e575 WW |
282 | #if ENABLE_JFFS |
283 | /* JFFS Partition offset set */ | |
284 | #define CONFIG_SYS_JFFS2_FIRST_BANK 0 | |
285 | #define CONFIG_SYS_JFFS2_NUM_BANKS 1 | |
286 | /* 512k reserved for u-boot */ | |
287 | #define CONFIG_SYS_JFFS2_FIRST_SECTOR 0x40 | |
288 | #endif | |
289 | ||
290 | /* Cache Configuration */ | |
291 | #define CONFIG_SYS_CACHELINE_SIZE 16 | |
292 | ||
dd9f054e | 293 | #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 294 | CONFIG_SYS_INIT_RAM_SIZE - 8) |
dd9f054e | 295 | #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \ |
553f0982 | 296 | CONFIG_SYS_INIT_RAM_SIZE - 4) |
dd9f054e TL |
297 | #define CONFIG_SYS_ICACHE_INV (CF_CACR_CINVA) |
298 | #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_SDRAM_BASE | \ | |
299 | CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \ | |
300 | CF_ACR_EN | CF_ACR_SM_ALL) | |
301 | #define CONFIG_SYS_CACHE_ICACR (CF_CACR_EC | CF_CACR_CINVA | \ | |
302 | CF_CACR_DCM_P) | |
303 | ||
9d79e575 | 304 | #endif /* _CONFIG_ASTRO_MCF5373L_H */ |