]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/atngw100.h
davinci: add support for omapl138-lcdk board
[people/ms/u-boot.git] / include / configs / atngw100.h
CommitLineData
6b443944
HS
1/*
2 * Copyright (C) 2006 Atmel Corporation
3 *
4 * Configuration settings for the AVR32 Network Gateway
5 *
1a459660 6 * SPDX-License-Identifier: GPL-2.0+
6b443944
HS
7 */
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
5d73bc7a 11#include <asm/arch/hardware.h>
a23e277c 12
b78431a4
AB
13#define CONFIG_AT32AP
14#define CONFIG_AT32AP7000
15#define CONFIG_ATNGW100
6b443944 16
6b443944
HS
17/*
18 * Set up the PLL to run at 140 MHz, the CPU to run at the PLL
19 * frequency, the HSB and PBB busses to run at 1/2 the PLL frequency
20 * and the PBA bus to run at 1/4 the PLL frequency.
21 */
b78431a4
AB
22#define CONFIG_PLL
23#define CONFIG_SYS_POWER_MANAGER
6d0f6bcf
JCPV
24#define CONFIG_SYS_OSC0_HZ 20000000
25#define CONFIG_SYS_PLL0_DIV 1
26#define CONFIG_SYS_PLL0_MUL 7
27#define CONFIG_SYS_PLL0_SUPPRESS_CYCLES 16
28#define CONFIG_SYS_CLKDIV_CPU 0
29#define CONFIG_SYS_CLKDIV_HSB 1
30#define CONFIG_SYS_CLKDIV_PBA 2
31#define CONFIG_SYS_CLKDIV_PBB 1
6b443944 32
1f36f73f
HS
33/* Reserve VM regions for SDRAM and NOR flash */
34#define CONFIG_SYS_NR_VM_REGIONS 2
35
6b443944
HS
36/*
37 * The PLLOPT register controls the PLL like this:
38 * icp = PLLOPT<2>
39 * ivco = PLLOPT<1:0>
40 *
41 * We want icp=1 (default) and ivco=0 (80-160 MHz) or ivco=2 (150-240MHz).
42 */
6d0f6bcf 43#define CONFIG_SYS_PLL0_OPT 0x04
6b443944 44
f4278b71
AB
45#define CONFIG_USART_BASE ATMEL_BASE_USART1
46#define CONFIG_USART_ID 1
6b443944 47/* User serviceable stuff */
b78431a4 48#define CONFIG_DOS_PARTITION
6b443944 49
b78431a4
AB
50#define CONFIG_CMDLINE_TAG
51#define CONFIG_SETUP_MEMORY_TAGS
52#define CONFIG_INITRD_TAG
6b443944
HS
53
54#define CONFIG_STACKSIZE (2048)
55
56#define CONFIG_BAUDRATE 115200
57#define CONFIG_BOOTARGS \
58 "console=ttyS0 root=/dev/mtdblock1 rootfstype=jffs2"
59#define CONFIG_BOOTCOMMAND \
60 "fsload; bootm"
61
62/*
63 * Only interrupt autoboot if <space> is pressed. Otherwise, garbage
64 * data on the serial line may interrupt the boot sequence.
65 */
66#define CONFIG_BOOTDELAY 1
b78431a4
AB
67#define CONFIG_AUTOBOOT
68#define CONFIG_AUTOBOOT_KEYED
c37207d7
WD
69#define CONFIG_AUTOBOOT_PROMPT \
70 "Press SPACE to abort autoboot in %d seconds\n", bootdelay
6b443944
HS
71#define CONFIG_AUTOBOOT_DELAY_STR "d"
72#define CONFIG_AUTOBOOT_STOP_STR " "
73
74/*
75 * After booting the board for the first time, new ethernet addresses
76 * should be generated and assigned to the environment variables
77 * "ethaddr" and "eth1addr". This is normally done during production.
78 */
b78431a4 79#define CONFIG_OVERWRITE_ETHADDR_ONCE
6b443944
HS
80
81/*
82 * BOOTP/DHCP options
83 */
84#define CONFIG_BOOTP_SUBNETMASK
85#define CONFIG_BOOTP_GATEWAY
86
6b443944
HS
87/*
88 * Command line configuration.
89 */
90#include <config_cmd_default.h>
91
92#define CONFIG_CMD_ASKENV
93#define CONFIG_CMD_DHCP
94#define CONFIG_CMD_EXT2
95#define CONFIG_CMD_FAT
96#define CONFIG_CMD_JFFS2
97#define CONFIG_CMD_MMC
5f723a3b
HS
98#define CONFIG_CMD_SF
99#define CONFIG_CMD_SPI
55ac7a74 100
6b443944
HS
101#undef CONFIG_CMD_FPGA
102#undef CONFIG_CMD_SETGETDCR
74de7aef 103#undef CONFIG_CMD_SOURCE
55ac7a74 104#undef CONFIG_CMD_XIMG
6b443944 105
b78431a4
AB
106#define CONFIG_ATMEL_USART
107#define CONFIG_MACB
108#define CONFIG_PORTMUX_PIO
6d0f6bcf 109#define CONFIG_SYS_NR_PIOS 5
b78431a4
AB
110#define CONFIG_SYS_HSDRAMC
111#define CONFIG_MMC
72fa4679
SS
112#define CONFIG_GENERIC_ATMEL_MCI
113#define CONFIG_GENERIC_MMC
b78431a4 114#define CONFIG_ATMEL_SPI
5f723a3b 115
b78431a4
AB
116#define CONFIG_SPI_FLASH
117#define CONFIG_SPI_FLASH_ATMEL
6b443944 118
6d0f6bcf
JCPV
119#define CONFIG_SYS_DCACHE_LINESZ 32
120#define CONFIG_SYS_ICACHE_LINESZ 32
6b443944
HS
121
122#define CONFIG_NR_DRAM_BANKS 1
123
b78431a4
AB
124#define CONFIG_SYS_FLASH_CFI
125#define CONFIG_FLASH_CFI_DRIVER
6b443944 126
6d0f6bcf
JCPV
127#define CONFIG_SYS_FLASH_BASE 0x00000000
128#define CONFIG_SYS_FLASH_SIZE 0x800000
129#define CONFIG_SYS_MAX_FLASH_BANKS 1
130#define CONFIG_SYS_MAX_FLASH_SECT 135
6b443944 131
6d0f6bcf 132#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
da484372 133#define CONFIG_SYS_TEXT_BASE 0x00000000
6b443944 134
6d0f6bcf
JCPV
135#define CONFIG_SYS_INTRAM_BASE INTERNAL_SRAM_BASE
136#define CONFIG_SYS_INTRAM_SIZE INTERNAL_SRAM_SIZE
137#define CONFIG_SYS_SDRAM_BASE EBI_SDRAM_BASE
6b443944 138
b78431a4 139#define CONFIG_ENV_IS_IN_FLASH
0e8d1586 140#define CONFIG_ENV_SIZE 65536
6d0f6bcf 141#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE - CONFIG_ENV_SIZE)
6b443944 142
6d0f6bcf 143#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INTRAM_BASE + CONFIG_SYS_INTRAM_SIZE)
6b443944 144
6d0f6bcf 145#define CONFIG_SYS_MALLOC_LEN (256*1024)
6b443944
HS
146
147/* Allow 4MB for the kernel run-time image */
6d0f6bcf
JCPV
148#define CONFIG_SYS_LOAD_ADDR (EBI_SDRAM_BASE + 0x00400000)
149#define CONFIG_SYS_BOOTPARAMS_LEN (16 * 1024)
6b443944
HS
150
151/* Other configuration settings that shouldn't have to change all that often */
6d0f6bcf
JCPV
152#define CONFIG_SYS_PROMPT "U-Boot> "
153#define CONFIG_SYS_CBSIZE 256
154#define CONFIG_SYS_MAXARGS 16
155#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
b78431a4 156#define CONFIG_SYS_LONGHELP
6b443944 157
6d0f6bcf
JCPV
158#define CONFIG_SYS_MEMTEST_START EBI_SDRAM_BASE
159#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x1f00000)
2bcacc2d 160
6d0f6bcf 161#define CONFIG_SYS_BAUDRATE_TABLE { 115200, 38400, 19200, 9600, 2400 }
6b443944
HS
162
163#endif /* __CONFIG_H */