]>
Commit | Line | Data |
---|---|---|
0c31ddf7 MF |
1 | /* |
2 | * U-boot - Configuration file for BF526 EZBrd board | |
3 | */ | |
4 | ||
5 | #ifndef __CONFIG_BF526_EZBRD_H__ | |
6 | #define __CONFIG_BF526_EZBRD_H__ | |
7 | ||
f348ab85 | 8 | #include <asm/config-pre.h> |
0c31ddf7 MF |
9 | |
10 | ||
11 | /* | |
12 | * Processor Settings | |
13 | */ | |
fbcf8e8c | 14 | #define CONFIG_BFIN_CPU bf526-0.0 |
0c31ddf7 MF |
15 | #define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA |
16 | ||
17 | ||
18 | /* | |
19 | * Clock Settings | |
20 | * CCLK = (CLKIN * VCO_MULT) / CCLK_DIV | |
21 | * SCLK = (CLKIN * VCO_MULT) / SCLK_DIV | |
22 | */ | |
23 | /* CONFIG_CLKIN_HZ is any value in Hz */ | |
24 | #define CONFIG_CLKIN_HZ 25000000 | |
25 | /* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */ | |
26 | /* 1 = CLKIN / 2 */ | |
27 | #define CONFIG_CLKIN_HALF 0 | |
28 | /* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */ | |
29 | /* 1 = bypass PLL */ | |
30 | #define CONFIG_PLL_BYPASS 0 | |
31 | /* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */ | |
32 | /* Values can range from 0-63 (where 0 means 64) */ | |
33 | #define CONFIG_VCO_MULT 16 | |
34 | /* CCLK_DIV controls the core clock divider */ | |
35 | /* Values can be 1, 2, 4, or 8 ONLY */ | |
36 | #define CONFIG_CCLK_DIV 1 | |
37 | /* SCLK_DIV controls the system clock divider */ | |
38 | /* Values can range from 1-15 */ | |
39 | #define CONFIG_SCLK_DIV 5 | |
40 | ||
41 | ||
42 | /* | |
43 | * Memory Settings | |
44 | */ | |
45 | /* This board has a 64meg MT48H32M16 */ | |
46 | #define CONFIG_MEM_ADD_WDTH 10 | |
47 | #define CONFIG_MEM_SIZE 64 | |
48 | ||
49 | #define CONFIG_EBIU_SDRRC_VAL 0x0267 | |
50 | #define CONFIG_EBIU_SDGCTL_VAL (SCTLE | CL_2 | PASR_ALL | TRAS_6 | TRP_4 | TRCD_2 | TWR_2 | PSS) | |
51 | ||
52 | #define CONFIG_EBIU_AMGCTL_VAL (AMCKEN | AMBEN_ALL) | |
53 | #define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL) | |
54 | #define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL) | |
55 | ||
301e66a9 | 56 | #define CONFIG_SYS_MONITOR_LEN (768 * 1024) |
0c31ddf7 MF |
57 | #define CONFIG_SYS_MALLOC_LEN (512 * 1024) |
58 | ||
59 | ||
60 | /* | |
61 | * NAND Settings | |
62 | * (can't be used same time as ethernet) | |
63 | */ | |
64 | #if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND) | |
301e66a9 MF |
65 | # define CONFIG_BFIN_NFC |
66 | # define CONFIG_BFIN_NFC_BOOTROM_ECC | |
0c31ddf7 MF |
67 | #endif |
68 | #ifdef CONFIG_BFIN_NFC | |
69 | #define CONFIG_BFIN_NFC_CTL_VAL 0x0033 | |
70 | #define CONFIG_DRIVER_NAND_BFIN | |
71 | #define CONFIG_SYS_NAND_BASE 0 /* not actually used */ | |
72 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
73 | #define NAND_MAX_CHIPS 1 | |
74 | #define CONFIG_CMD_NAND | |
75 | #endif | |
76 | ||
77 | ||
78 | /* | |
79 | * Network Settings | |
80 | */ | |
81 | #if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \ | |
82 | !defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC) | |
83 | #define ADI_CMDS_NETWORK 1 | |
84 | #define CONFIG_BFIN_MAC | |
85 | #define CONFIG_RMII | |
86 | #define CONFIG_NETCONSOLE 1 | |
87 | #define CONFIG_NET_MULTI 1 | |
88 | #endif | |
89 | #define CONFIG_HOSTNAME bf526-ezbrd | |
90 | /* Uncomment next line to use fixed MAC address */ | |
91 | /* #define CONFIG_ETHADDR 02:80:ad:20:31:e8 */ | |
92 | ||
93 | ||
94 | /* | |
95 | * Flash Settings | |
96 | */ | |
97 | #define CONFIG_FLASH_CFI_DRIVER | |
98 | #define CONFIG_SYS_FLASH_BASE 0x20000000 | |
99 | #define CONFIG_SYS_FLASH_CFI | |
100 | #define CONFIG_SYS_FLASH_PROTECTION | |
101 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
102 | #define CONFIG_SYS_MAX_FLASH_SECT 71 | |
103 | ||
104 | ||
105 | /* | |
106 | * SPI Settings | |
107 | */ | |
108 | #define CONFIG_BFIN_SPI | |
109 | #define CONFIG_ENV_SPI_MAX_HZ 30000000 | |
afac8b07 | 110 | #define CONFIG_SF_DEFAULT_SPEED 30000000 |
0c31ddf7 MF |
111 | #define CONFIG_SPI_FLASH |
112 | #define CONFIG_SPI_FLASH_SST | |
113 | ||
114 | ||
115 | /* | |
116 | * Env Storage Settings | |
117 | */ | |
118 | #if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER) | |
119 | #define CONFIG_ENV_IS_IN_SPI_FLASH | |
120 | #define CONFIG_ENV_OFFSET 0x4000 | |
121 | #define CONFIG_ENV_SIZE 0x2000 | |
122 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
123 | #else | |
124 | #define CONFIG_ENV_IS_IN_FLASH | |
125 | #define CONFIG_ENV_OFFSET 0x4000 | |
126 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET) | |
127 | #define CONFIG_ENV_SIZE 0x2000 | |
128 | #define CONFIG_ENV_SECT_SIZE 0x2000 | |
129 | #endif | |
76d82187 | 130 | #define CONFIG_ENV_IS_EMBEDDED_IN_LDR |
0c31ddf7 MF |
131 | |
132 | ||
133 | /* | |
134 | * I2C Settings | |
135 | */ | |
136 | #define CONFIG_BFIN_TWI_I2C 1 | |
137 | #define CONFIG_HARD_I2C 1 | |
0c31ddf7 MF |
138 | |
139 | ||
140 | /* | |
141 | * USB Settings | |
142 | */ | |
143 | #if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) | |
144 | #define CONFIG_USB | |
145 | #define CONFIG_MUSB_HCD | |
146 | #define CONFIG_USB_BLACKFIN | |
147 | #define CONFIG_USB_STORAGE | |
148 | #define CONFIG_MUSB_TIMEOUT 100000 | |
149 | #endif | |
150 | ||
151 | ||
152 | /* | |
153 | * Misc Settings | |
154 | */ | |
155 | #define CONFIG_MISC_INIT_R | |
156 | #define CONFIG_RTC_BFIN | |
157 | #define CONFIG_UART_CONSOLE 1 | |
158 | ||
159 | /* define to enable run status via led */ | |
160 | /* #define CONFIG_STATUS_LED */ | |
161 | #ifdef CONFIG_STATUS_LED | |
a84774f5 | 162 | #define CONFIG_GPIO_LED |
0c31ddf7 | 163 | #define CONFIG_BOARD_SPECIFIC_LED |
0c31ddf7 MF |
164 | /* use LED0 to indicate booting/alive */ |
165 | #define STATUS_LED_BOOT 0 | |
a84774f5 | 166 | #define STATUS_LED_BIT GPIO_PF8 |
0c31ddf7 MF |
167 | #define STATUS_LED_STATE STATUS_LED_ON |
168 | #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 4) | |
169 | /* use LED1 to indicate crash */ | |
170 | #define STATUS_LED_CRASH 1 | |
a84774f5 | 171 | #define STATUS_LED_BIT1 GPIO_PG11 |
0c31ddf7 MF |
172 | #define STATUS_LED_STATE1 STATUS_LED_ON |
173 | #define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2) | |
a84774f5 | 174 | /* #define STATUS_LED_BIT2 GPIO_PG12 */ |
0c31ddf7 MF |
175 | #endif |
176 | ||
177 | ||
178 | /* | |
179 | * Pull in common ADI header for remaining command/environment setup | |
180 | */ | |
181 | #include <configs/bfin_adi_common.h> | |
182 | ||
0c31ddf7 | 183 | #endif |