[people/ms/u-boot.git] / include / configs / bf527-ezkit.h

/*
 * U-Boot - Configuration file for BF537 STAMP board
 */

#ifndef __CONFIG_BF527_EZKIT_H__
#define __CONFIG_BF527_EZKIT_H__

#include <asm/config-pre.h>

/*
 * Processor Settings
 */
#define CONFIG_BFIN_CPU             bf527-0.0
#define CONFIG_BFIN_BOOT_MODE       BFIN_BOOT_PARA

/*
 * Clock Settings
 *	CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
 *	SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
 */
/* CONFIG_CLKIN_HZ is any value in Hz					*/
#define CONFIG_CLKIN_HZ			25000000
/* CLKIN_HALF controls the DF bit in PLL_CTL      0 = CLKIN		*/
/*                                                1 = CLKIN / 2		*/
#define CONFIG_CLKIN_HALF		0
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL  0 = do not bypass	*/
/*                                                1 = bypass PLL	*/
#define CONFIG_PLL_BYPASS		0
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL		*/
/* Values can range from 0-63 (where 0 means 64)			*/
#define CONFIG_VCO_MULT			21
/* CCLK_DIV controls the core clock divider				*/
/* Values can be 1, 2, 4, or 8 ONLY					*/
#define CONFIG_CCLK_DIV			1
/* SCLK_DIV controls the system clock divider				*/
/* Values can range from 1-15						*/
#define CONFIG_SCLK_DIV			4

/*
 * Memory Settings
 */
#define CONFIG_MEM_ADD_WDTH	10
#define CONFIG_MEM_SIZE		64

#define CONFIG_EBIU_SDRRC_VAL	0x03F6
#define CONFIG_EBIU_SDGCTL_VAL	(SCTLE | CL_3 | PASR_ALL | TRAS_6 | TRP_3 | TRCD_3 | TWR_2 | PSS)

#define CONFIG_EBIU_AMGCTL_VAL	(AMCKEN | AMBEN_ALL)
#define CONFIG_EBIU_AMBCTL0_VAL	(B1WAT_15 | B1RAT_15 | B1HT_3 | B1RDYPOL | B0WAT_15 | B0RAT_15 | B0HT_3 | B0RDYPOL)
#define CONFIG_EBIU_AMBCTL1_VAL	(B3WAT_15 | B3RAT_15 | B3HT_3 | B3RDYPOL | B2WAT_15 | B2RAT_15 | B2HT_3 | B2RDYPOL)

#define CONFIG_SYS_MONITOR_LEN	(768 * 1024)
#define CONFIG_SYS_MALLOC_LEN	(640 * 1024)

/*
 * NAND Settings
 * (can't be used same time as ethernet)
 */
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
# define CONFIG_BFIN_NFC
# define CONFIG_BFIN_NFC_BOOTROM_ECC
#endif
#ifdef CONFIG_BFIN_NFC
#define CONFIG_BFIN_NFC_CTL_VAL	0x0033
#define CONFIG_DRIVER_NAND_BFIN
#define CONFIG_SYS_NAND_BASE		0 /* not actually used */
#define CONFIG_SYS_MAX_NAND_DEVICE	1
#endif

/*
 * Network Settings
 */
#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \
    !defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC)
#define ADI_CMDS_NETWORK	1
#define CONFIG_BFIN_MAC
#define CONFIG_RMII
#define CONFIG_NETCONSOLE	1
#endif
#define CONFIG_HOSTNAME		bf527-ezkit

/*
 * Flash Settings
 */
#define CONFIG_FLASH_CFI_DRIVER
#define CONFIG_SYS_FLASH_BASE		0x20000000
#define CONFIG_SYS_FLASH_CFI
#define CONFIG_SYS_FLASH_PROTECTION
#define CONFIG_SYS_MAX_FLASH_BANKS	1
#define CONFIG_SYS_MAX_FLASH_SECT	259

/*
 * SPI Settings
 */
#define CONFIG_BFIN_SPI
#define CONFIG_ENV_SPI_MAX_HZ	30000000
#define CONFIG_SF_DEFAULT_SPEED	30000000

/*
 * Env Storage Settings
 */
#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
#define CONFIG_ENV_IS_IN_SPI_FLASH
#define CONFIG_ENV_OFFSET	0x10000
#define CONFIG_ENV_SIZE		0x2000
#define CONFIG_ENV_SECT_SIZE	0x10000
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
#define CONFIG_ENV_IS_IN_NAND
#define CONFIG_ENV_OFFSET	0x40000
#define CONFIG_ENV_SIZE		0x20000
#else
#define CONFIG_ENV_IS_IN_FLASH
#define CONFIG_ENV_OFFSET	0x4000
#define CONFIG_ENV_ADDR		(CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
#define CONFIG_ENV_SIZE		0x2000
#define CONFIG_ENV_SECT_SIZE	0x2000
#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
#endif

/*
 * I2C Settings
 */
#define CONFIG_SYS_I2C
#define CONFIG_SYS_I2C_ADI

/*
 * USB Settings
 */
#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__)
#define CONFIG_USB_MUSB_HCD
#define CONFIG_USB_BLACKFIN
#define CONFIG_USB_MUSB_TIMEOUT 100000
#endif

/* Don't waste time transferring a logo over the UART */

/*
 * Video Settings
 */
#ifdef CONFIG_VIDEO
#ifdef CONFIG_BF527_EZKIT_REV_2_1
# define CONFIG_LQ035Q1_SPI_BUS	0
# define CONFIG_LQ035Q1_SPI_CS	7
# define CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
#else
# define CONFIG_LQ035Q1_USE_RGB888_8_BIT_PPI
#endif

#ifdef CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
# define EASYLOGO_HEADER <asm/bfin_logo_rgb565_230x230_lzma.h>
#else
# define EASYLOGO_HEADER <asm/bfin_logo_230x230_lzma.h>
#endif
#endif /* CONFIG_VIDEO */

/*
 * Misc Settings
 */
#define CONFIG_MISC_INIT_R
#define CONFIG_RTC_BFIN
#define CONFIG_UART_CONSOLE	1

/*
 * Pull in common ADI header for remaining command/environment setup
 */
#include <configs/bfin_adi_common.h>

#endif
Commit	Line	Data
d9a5d113	1	/*
a187559e	2	* U-Boot - Configuration file for BF537 STAMP board
d9a5d113 MF	3	*/
	4
	5	#ifndef __CONFIG_BF527_EZKIT_H__
	6	#define __CONFIG_BF527_EZKIT_H__
	7
f348ab85	8	#include <asm/config-pre.h>
d9a5d113	9
d9a5d113 MF	10	/*
	11	* Processor Settings
	12	*/
fbcf8e8c	13	#define CONFIG_BFIN_CPU bf527-0.0
d9a5d113 MF	14	#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_PARA
d9a5d113 MF	15
d9a5d113 MF	16	/*
	17	* Clock Settings
	18	* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
	19	* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
	20	*/
	21	/* CONFIG_CLKIN_HZ is any value in Hz */
	22	#define CONFIG_CLKIN_HZ 25000000
	23	/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
	24	/* 1 = CLKIN / 2 */
	25	#define CONFIG_CLKIN_HALF 0
	26	/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
	27	/* 1 = bypass PLL */
	28	#define CONFIG_PLL_BYPASS 0
	29	/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
	30	/* Values can range from 0-63 (where 0 means 64) */
	31	#define CONFIG_VCO_MULT 21
	32	/* CCLK_DIV controls the core clock divider */
	33	/* Values can be 1, 2, 4, or 8 ONLY */
	34	#define CONFIG_CCLK_DIV 1
	35	/* SCLK_DIV controls the system clock divider */
	36	/* Values can range from 1-15 */
	37	#define CONFIG_SCLK_DIV 4
	38
d9a5d113 MF	39	/*
	40	* Memory Settings
	41	*/
	42	#define CONFIG_MEM_ADD_WDTH 10
	43	#define CONFIG_MEM_SIZE 64
	44
	45	#define CONFIG_EBIU_SDRRC_VAL 0x03F6
	46	#define CONFIG_EBIU_SDGCTL_VAL (SCTLE \| CL_3 \| PASR_ALL \| TRAS_6 \| TRP_3 \| TRCD_3 \| TWR_2 \| PSS)
	47
	48	#define CONFIG_EBIU_AMGCTL_VAL (AMCKEN \| AMBEN_ALL)
	49	#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_15 \| B1RAT_15 \| B1HT_3 \| B1RDYPOL \| B0WAT_15 \| B0RAT_15 \| B0HT_3 \| B0RDYPOL)
	50	#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_15 \| B3RAT_15 \| B3HT_3 \| B3RDYPOL \| B2WAT_15 \| B2RAT_15 \| B2HT_3 \| B2RDYPOL)
	51
	52	#define CONFIG_SYS_MONITOR_LEN (768 * 1024)
	53	#define CONFIG_SYS_MALLOC_LEN (640 * 1024)
	54
d9a5d113 MF	55	/*
	56	* NAND Settings
	57	* (can't be used same time as ethernet)
	58	*/
	59	#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
b7659ef2 MF	60	# define CONFIG_BFIN_NFC
b7659ef2 MF	61	# define CONFIG_BFIN_NFC_BOOTROM_ECC
d9a5d113 MF	62	#endif
	63	#ifdef CONFIG_BFIN_NFC
	64	#define CONFIG_BFIN_NFC_CTL_VAL 0x0033
	65	#define CONFIG_DRIVER_NAND_BFIN
	66	#define CONFIG_SYS_NAND_BASE 0 /* not actually used */
	67	#define CONFIG_SYS_MAX_NAND_DEVICE 1
d9a5d113 MF	68	#endif
d9a5d113 MF	69
d9a5d113 MF	70	/*
	71	* Network Settings
	72	*/
	73	#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__) && \
	74	!defined(__ADSPBF524__) && !defined(__ADSPBF525__) && !defined(CONFIG_BFIN_NFC)
	75	#define ADI_CMDS_NETWORK 1
	76	#define CONFIG_BFIN_MAC
	77	#define CONFIG_RMII
	78	#define CONFIG_NETCONSOLE 1
d9a5d113 MF	79	#endif
d9a5d113 MF	80	#define CONFIG_HOSTNAME bf527-ezkit
d9a5d113 MF	81
	82	/*
	83	* Flash Settings
	84	*/
	85	#define CONFIG_FLASH_CFI_DRIVER
	86	#define CONFIG_SYS_FLASH_BASE 0x20000000
	87	#define CONFIG_SYS_FLASH_CFI
	88	#define CONFIG_SYS_FLASH_PROTECTION
	89	#define CONFIG_SYS_MAX_FLASH_BANKS 1
	90	#define CONFIG_SYS_MAX_FLASH_SECT 259
	91
d9a5d113 MF	92	/*
	93	* SPI Settings
	94	*/
	95	#define CONFIG_BFIN_SPI
	96	#define CONFIG_ENV_SPI_MAX_HZ 30000000
afac8b07	97	#define CONFIG_SF_DEFAULT_SPEED 30000000
d9a5d113	98
d9a5d113 MF	99	/*
	100	* Env Storage Settings
	101	*/
	102	#if (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_SPI_MASTER)
	103	#define CONFIG_ENV_IS_IN_SPI_FLASH
53310b88	104	#define CONFIG_ENV_OFFSET 0x10000
d9a5d113	105	#define CONFIG_ENV_SIZE 0x2000
53310b88	106	#define CONFIG_ENV_SECT_SIZE 0x10000
b7659ef2 MF	107	#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
	108	#elif (CONFIG_BFIN_BOOT_MODE == BFIN_BOOT_NAND)
	109	#define CONFIG_ENV_IS_IN_NAND
	110	#define CONFIG_ENV_OFFSET 0x40000
	111	#define CONFIG_ENV_SIZE 0x20000
d9a5d113 MF	112	#else
	113	#define CONFIG_ENV_IS_IN_FLASH
	114	#define CONFIG_ENV_OFFSET 0x4000
	115	#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_ENV_OFFSET)
	116	#define CONFIG_ENV_SIZE 0x2000
	117	#define CONFIG_ENV_SECT_SIZE 0x2000
76d82187	118	#define CONFIG_ENV_IS_EMBEDDED_IN_LDR
b7659ef2	119	#endif
d9a5d113	120
d9a5d113 MF	121	/*
	122	* I2C Settings
	123	*/
c469703b	124	#define CONFIG_SYS_I2C
fea9b69a	125	#define CONFIG_SYS_I2C_ADI
d9a5d113	126
d9a5d113 MF	127	/*
	128	* USB Settings
	129	*/
	130	#if !defined(__ADSPBF522__) && !defined(__ADSPBF523__)
95de1e2f	131	#define CONFIG_USB_MUSB_HCD
d9a5d113	132	#define CONFIG_USB_BLACKFIN
95de1e2f	133	#define CONFIG_USB_MUSB_TIMEOUT 100000
d9a5d113 MF	134	#endif
d9a5d113 MF	135
955020c6	136	/* Don't waste time transferring a logo over the UART */
d9a5d113	137
10eafa10 MH	138	/*
	139	* Video Settings
	140	*/
955020c6	141	#ifdef CONFIG_VIDEO
d24f2d32	142	#ifdef CONFIG_BF527_EZKIT_REV_2_1
10eafa10 MH	143	# define CONFIG_LQ035Q1_SPI_BUS 0
10eafa10 MH	144	# define CONFIG_LQ035Q1_SPI_CS 7
42c6e9ad MF	145	# define CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
	146	#else
	147	# define CONFIG_LQ035Q1_USE_RGB888_8_BIT_PPI
	148	#endif
	149
	150	#ifdef CONFIG_LQ035Q1_USE_RGB565_8_BIT_PPI
	151	# define EASYLOGO_HEADER <asm/bfin_logo_rgb565_230x230_lzma.h>
	152	#else
	153	# define EASYLOGO_HEADER <asm/bfin_logo_230x230_lzma.h>
10eafa10	154	#endif
955020c6	155	#endif /* CONFIG_VIDEO */
10eafa10	156
d9a5d113 MF	157	/*
	158	* Misc Settings
	159	*/
	160	#define CONFIG_MISC_INIT_R
	161	#define CONFIG_RTC_BFIN
	162	#define CONFIG_UART_CONSOLE 1
d9a5d113 MF	163
	164	/*
	165	* Pull in common ADI header for remaining command/environment setup
	166	*/
	167	#include <configs/bfin_adi_common.h>
	168
d9a5d113	169	#endif