]>
Commit | Line | Data |
---|---|---|
6f107e4c | 1 | /* |
2 | * include/configs/blanche.h | |
3 | * This file is blanche board configuration. | |
4 | * | |
5 | * Copyright (C) 2016 Renesas Electronics Corporation | |
6 | * | |
7 | * SPDX-License-Identifier: GPL-2.0 | |
8 | */ | |
9 | ||
10 | #ifndef __BLANCHE_H | |
11 | #define __BLANCHE_H | |
12 | ||
13 | #undef DEBUG | |
14 | #define CONFIG_R8A7792 | |
15 | #define CONFIG_RMOBILE_BOARD_STRING "Blanche" | |
16 | ||
17 | #include "rcar-gen2-common.h" | |
18 | ||
19 | #define CONFIG_USE_ARCH_MEMSET | |
20 | #define CONFIG_USE_ARCH_MEMCPY | |
21 | ||
22 | /* STACK */ | |
23 | #define CONFIG_SYS_INIT_SP_ADDR 0xE817FFFC | |
24 | #define STACK_AREA_SIZE 0xC000 | |
25 | #define LOW_LEVEL_MERAM_STACK \ | |
26 | (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4) | |
27 | ||
28 | /* MEMORY */ | |
29 | #define RCAR_GEN2_SDRAM_BASE 0x40000000 | |
30 | #define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024) | |
31 | #define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024) | |
32 | ||
33 | /* SCIF */ | |
34 | #define CONFIG_SCIF_CONSOLE | |
35 | #define CONFIG_CONS_SCIF0 | |
36 | ||
37 | #define CONFIG_SYS_MEMTEST_START (RCAR_GEN2_SDRAM_BASE) | |
38 | #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 504 * 1024 * 1024) | |
39 | ||
40 | #undef CONFIG_SYS_ALT_MEMTEST | |
41 | #undef CONFIG_SYS_MEMTEST_SCRATCH | |
42 | #undef CONFIG_SYS_LOADS_BAUD_CHANGE | |
43 | ||
44 | /* FLASH */ | |
45 | /* #define CONFIG_SYS_NO_FLASH */ /* uncomment if use QSPI-FLASH */ | |
46 | #if defined(CONFIG_SYS_NO_FLASH) | |
47 | #define CONFIG_SYS_TEXT_BASE 0x40000000 | |
48 | #define CONFIG_SPI | |
49 | #define CONFIG_SH_QSPI | |
50 | #define CONFIG_SH_QSPI_BASE 0xE6B10000 | |
51 | #else | |
52 | #define CONFIG_SYS_TEXT_BASE 0x00000000 | |
53 | #define CONFIG_SYS_FLASH_CFI | |
54 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT | |
55 | #define CONFIG_FLASH_CFI_DRIVER | |
56 | #define CONFIG_CFI_FLASH_USE_WEAK_ACCESSORS | |
57 | #define CONFIG_FLASH_SHOW_PROGRESS 45 | |
58 | #define CONFIG_SYS_FLASH_BASE 0x00000000 | |
59 | #define CONFIG_SYS_FLASH_SIZE 0x04000000 /* 64 MB */ | |
60 | #define CONFIG_SYS_MAX_FLASH_SECT 1024 | |
61 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
62 | #define CONFIG_SYS_FLASH_BANKS_LIST { (CONFIG_SYS_FLASH_BASE) } | |
63 | #define CONFIG_SYS_FLASH_BANKS_SIZES { (CONFIG_SYS_FLASH_SIZE) } | |
64 | ||
65 | #define CONFIG_SYS_FLASH_ERASE_TOUT 3000 | |
66 | #define CONFIG_SYS_FLASH_WRITE_TOUT 3000 | |
67 | #define CONFIG_SYS_FLASH_LOCK_TOUT 3000 | |
68 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT 3000 | |
69 | #define CONFIG_CMD_FLASH | |
70 | #undef CONFIG_CMD_SF | |
71 | #undef CONFIG_CMD_SPI | |
72 | #endif | |
73 | ||
74 | /* BLANCHE on board LANC: SMC89218 (ExCS0) */ | |
75 | #define CONFIG_NET_MULTI | |
76 | #define CONFIG_SMC911X 1 | |
77 | #define CONFIG_SMC911X_16_BIT 1 | |
78 | #define CONFIG_SMC911X_BASE 0x18000000 | |
79 | ||
80 | /* Board Clock */ | |
81 | #define RMOBILE_XTAL_CLK 20000000u | |
82 | #define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK | |
83 | #define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) /* EXT / 2 */ | |
84 | #define CONFIG_SYS_TMU_CLK_DIV 4 | |
85 | ||
86 | /* ENV setting */ | |
87 | #if defined(CONFIG_SYS_NO_FLASH) | |
88 | #else | |
89 | #undef CONFIG_ENV_IS_IN_SPI_FLASH | |
90 | #undef CONFIG_ENV_ADDR | |
91 | #define CONFIG_ENV_IS_IN_FLASH | |
92 | #define CONFIG_ENV_SECT_SIZE (256 * 1024) | |
93 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN) | |
94 | #define CONFIG_ENV_OFFSET (CONFIG_ENV_ADDR) | |
95 | #define CONFIG_ENV_SIZE (CONFIG_ENV_SECT_SIZE) | |
96 | #define CONFIG_ENV_SIZE_REDUND (CONFIG_SYS_MONITOR_LEN) | |
97 | #endif | |
98 | ||
99 | /* USB */ | |
100 | #undef CONFIG_CMD_USB | |
101 | ||
102 | /* MMC */ | |
103 | #define CONFIG_MMC | |
104 | #define CONFIG_CMD_MMC | |
105 | #define CONFIG_GENERIC_MMC | |
106 | ||
107 | /* Module stop status bits */ | |
108 | /* INTC-RT */ | |
109 | #define CONFIG_SMSTP0_ENA 0x00400000 | |
110 | /* SDHI0 */ | |
111 | #define CONFIG_SMSTP3_ENA 0x00004000 | |
112 | /* INTC-SYS, IRQC */ | |
113 | #define CONFIG_SMSTP4_ENA 0x00000180 | |
114 | /* SCIF0 */ | |
115 | #define CONFIG_SMSTP7_ENA 0x00200000 | |
116 | /* QSPI */ | |
117 | #define CONFIG_SMSTP9_ENA 0x00020000 | |
118 | /* SYS-DMAC0 */ | |
119 | #define CONFIG_RMSTP2_ENA 0x00080000 | |
120 | ||
121 | /* SDHI */ | |
122 | #define CONFIG_SH_SDHI_FREQ 97500000 | |
123 | ||
124 | #endif /* __BLANCHE_H */ |