]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/canmb.h
common: Add DISPLAY_BOARDINFO
[people/ms/u-boot.git] / include / configs / canmb.h
CommitLineData
5e5f9ed2
WD
1/*
2 * (C) Copyright 2005
3 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
4 *
3765b3e7 5 * SPDX-License-Identifier: GPL-2.0+
5e5f9ed2
WD
6 */
7
8#ifndef __CONFIG_H
9#define __CONFIG_H
10
11/*
12 * High Level Configuration Options
13 * (easy to change)
14 */
15
b2a6dfe4 16#define CONFIG_MPC5200 1 /* This is a MPC5200 CPU */
53677ef1 17#define CONFIG_CANMB 1 /* ... on canmb board - we need this for FEC.C */
5e5f9ed2 18
2ae18241
WD
19/*
20 * allowed and functional CONFIG_SYS_TEXT_BASE values:
21 * 0xfe000000 low boot at 0x00000100 (default board setting)
22 * 0x00100000 RAM load and test
23 */
24#define CONFIG_SYS_TEXT_BASE 0xFE000000
25
6d0f6bcf 26#define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* ... running at 33.000000MHz */
5e5f9ed2 27
5e5f9ed2
WD
28#define CONFIG_BOARD_EARLY_INIT_R
29
31d82672
BB
30#define CONFIG_HIGH_BATS 1 /* High BATs supported */
31
5e5f9ed2
WD
32/*
33 * Serial console configuration
34 */
35#define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
36#define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
6d0f6bcf 37#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
5e5f9ed2 38
80ff4f99
JL
39/*
40 * BOOTP options
41 */
42#define CONFIG_BOOTP_BOOTFILESIZE
43#define CONFIG_BOOTP_BOOTPATH
44#define CONFIG_BOOTP_GATEWAY
45#define CONFIG_BOOTP_HOSTNAME
46
5e5f9ed2 47/*
37e4f24b 48 * Command line configuration.
5e5f9ed2 49 */
37e4f24b 50#define CONFIG_CMD_DATE
37e4f24b 51#define CONFIG_CMD_IMMAP
37e4f24b 52#define CONFIG_CMD_REGINFO
5e5f9ed2
WD
53
54/*
55 * MUST be low boot - HIGHBOOT is not supported anymore
56 */
14d0a02a 57#if (CONFIG_SYS_TEXT_BASE == 0xFE000000) /* Boot low with 32 MB Flash */
6d0f6bcf
JCPV
58# define CONFIG_SYS_LOWBOOT 1
59# define CONFIG_SYS_LOWBOOT16 1
5e5f9ed2 60#else
14d0a02a 61# error "CONFIG_SYS_TEXT_BASE must be 0xFE000000"
5e5f9ed2
WD
62#endif
63
64/*
65 * Autobooting
66 */
5e5f9ed2
WD
67
68#define CONFIG_PREBOOT "echo;" \
32bf3d14 69 "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
5e5f9ed2
WD
70 "echo"
71
72#undef CONFIG_BOOTARGS
73
74#define CONFIG_EXTRA_ENV_SETTINGS \
75 "netdev=eth0\0" \
76 "nfsargs=setenv bootargs root=/dev/nfs rw " \
fe126d8b 77 "nfsroot=${serverip}:${rootpath}\0" \
5e5f9ed2 78 "ramargs=setenv bootargs root=/dev/ram rw\0" \
fe126d8b
WD
79 "addip=setenv bootargs ${bootargs} " \
80 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
81 ":${hostname}:${netdev}:off panic=1\0" \
5e5f9ed2 82 "flash_nfs=run nfsargs addip;" \
fe126d8b 83 "bootm ${kernel_addr}\0" \
5e5f9ed2 84 "flash_self=run ramargs addip;" \
fe126d8b
WD
85 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
86 "net_nfs=tftp 200000 ${bootfile};run nfsargs addip;bootm\0" \
5e5f9ed2
WD
87 "rootpath=/opt/eldk/ppc_6xx\0" \
88 "bootfile=/tftpboot/canmb/uImage\0" \
89 ""
90
91#define CONFIG_BOOTCOMMAND "run flash_self"
92
93/*
94 * IPB Bus clocking configuration.
95 */
6d0f6bcf 96#undef CONFIG_SYS_IPBCLK_EQUALS_XLBCLK /* define for 133MHz speed */
5e5f9ed2
WD
97
98/*
99 * Flash configuration, expect one 16 Megabyte Bank at most
100 */
6d0f6bcf
JCPV
101#define CONFIG_SYS_FLASH_BASE 0xFE000000
102#define CONFIG_SYS_FLASH_SIZE 0x02000000
103#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
104#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sects on one chip */
5e5f9ed2 105
6d0f6bcf
JCPV
106#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
107#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
5e5f9ed2 108
00b1883a 109#define CONFIG_FLASH_CFI_DRIVER
6d0f6bcf
JCPV
110#define CONFIG_SYS_FLASH_CFI
111#define CONFIG_SYS_FLASH_EMPTY_INFO
5e5f9ed2 112
5e5f9ed2
WD
113/*
114 * Environment settings
115 */
5a1aceb0 116#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586
JCPV
117#define CONFIG_ENV_OFFSET (2*128*1024)
118#define CONFIG_ENV_SIZE 0x2000
119#define CONFIG_ENV_SECT_SIZE (128*1024)
5e5f9ed2
WD
120
121/*
122 * Memory map
123 *
124 * Warning!!! with the current BestComm Task, MBAR MUST BE set to 0xf0000000
125 */
6d0f6bcf
JCPV
126#define CONFIG_SYS_MBAR 0xf0000000 /* DO NOT CHANGE this */
127#define CONFIG_SYS_SDRAM_BASE 0x00000000
128#define CONFIG_SYS_DEFAULT_MBAR 0x80000000
5e5f9ed2
WD
129
130/* Use SRAM until RAM will be available */
6d0f6bcf 131#define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
553f0982 132#define CONFIG_SYS_INIT_RAM_SIZE MPC5XXX_SRAM_SIZE /* Size of used area in DPRAM */
5e5f9ed2 133
25ddd1fb 134#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
6d0f6bcf 135#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
5e5f9ed2 136
14d0a02a 137#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
138#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
139# define CONFIG_SYS_RAMBOOT 1
5e5f9ed2
WD
140#endif
141
6d0f6bcf
JCPV
142#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
143#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
144#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
5e5f9ed2
WD
145
146/*
147 * Ethernet configuration
148 */
149#define CONFIG_MPC5xxx_FEC 1
86321fc1 150#define CONFIG_MPC5xxx_FEC_MII100
a6310928 151#define CONFIG_PHY_ADDR 0x0
5e5f9ed2
WD
152/*
153 * GPIO configuration:
154 * PSC1,2,3 predefined as UART
155 * PCI disabled
156 * Ethernet 100 with MD
157 */
6d0f6bcf 158#define CONFIG_SYS_GPS_PORT_CONFIG 0x00058444
5e5f9ed2
WD
159
160/*
161 * Miscellaneous configurable options
162 */
6d0f6bcf 163#define CONFIG_SYS_LONGHELP /* undef to save memory */
37e4f24b 164#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 165# define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
5e5f9ed2 166#else
6d0f6bcf 167# define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
5e5f9ed2 168#endif
6d0f6bcf
JCPV
169#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
170#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
171#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
5e5f9ed2 172
6d0f6bcf
JCPV
173#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
174#define CONFIG_SYS_MEMTEST_END 0x01f00000 /* 1 ... 31 MB in DRAM */
5e5f9ed2 175
6d0f6bcf 176#define CONFIG_SYS_LOAD_ADDR 0x200000 /* default load address */
5e5f9ed2 177
5e5f9ed2
WD
178#define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
179
6d0f6bcf 180#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
37e4f24b 181#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 182# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
37e4f24b
JL
183#endif
184
5e5f9ed2
WD
185/*
186 * Various low-level settings
187 */
6d0f6bcf
JCPV
188#define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
189#define CONFIG_SYS_HID0_FINAL HID0_ICE
5e5f9ed2 190
6d0f6bcf
JCPV
191#define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
192#define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
193#define CONFIG_SYS_BOOTCS_CFG 0x00047D01
194#define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
195#define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
5e5f9ed2 196
6d0f6bcf
JCPV
197#define CONFIG_SYS_CS_BURST 0x00000000
198#define CONFIG_SYS_CS_DEADCYCLE 0x33333333
5e5f9ed2 199
6d0f6bcf 200#define CONFIG_SYS_RESET_ADDRESS 0x7f000000
5e5f9ed2
WD
201
202#endif /* __CONFIG_H */