[people/ms/u-boot.git] / include / configs / cm-bf533.h

/*
 * U-Boot - Configuration file for CM-BF533 board
 */

#ifndef __CONFIG_CM_BF533_H__
#define __CONFIG_CM_BF533_H__

#include <asm/config-pre.h>

/*
 * Processor Settings
 */
#define CONFIG_BFIN_CPU             bf533-0.3
#define CONFIG_BFIN_BOOT_MODE       BFIN_BOOT_BYPASS

/*
 * Clock Settings
 *	CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
 *	SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
 */
/* CONFIG_CLKIN_HZ is any value in Hz					*/
#define CONFIG_CLKIN_HZ			25000000
/* CLKIN_HALF controls the DF bit in PLL_CTL      0 = CLKIN		*/
/*                                                1 = CLKIN / 2		*/
#define CONFIG_CLKIN_HALF		0
/* PLL_BYPASS controls the BYPASS bit in PLL_CTL  0 = do not bypass	*/
/*                                                1 = bypass PLL	*/
#define CONFIG_PLL_BYPASS		0
/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL		*/
/* Values can range from 0-63 (where 0 means 64)			*/
#define CONFIG_VCO_MULT			22
/* CCLK_DIV controls the core clock divider				*/
/* Values can be 1, 2, 4, or 8 ONLY					*/
#define CONFIG_CCLK_DIV			1
/* SCLK_DIV controls the system clock divider				*/
/* Values can range from 1-15						*/
#define CONFIG_SCLK_DIV			5

/* Decrease core voltage */
#define CONFIG_VR_CTL_VAL (VLEV_115 | GAIN_20 | FREQ_1000)

/*
 * Memory Settings
 */
#define CONFIG_MEM_ADD_WDTH	9
#define CONFIG_MEM_SIZE		32

#define CONFIG_EBIU_SDRRC_VAL	((((CONFIG_SCLK_HZ / 1000) * 64) / 8192) - (7 + 2))
#define CONFIG_EBIU_SDGCTL_VAL	(SCTLE | PSS | TWR_2 | TRCD_2 | TRP_2 | TRAS_7 | PASR_ALL | CL_3)

#define CONFIG_EBIU_AMGCTL_VAL	(AMBEN_ALL)
#define CONFIG_EBIU_AMBCTL0_VAL	(B1WAT_7 | B1RAT_11 | B1HT_2 | B1ST_3 | B0WAT_7 | B0RAT_11 | B0HT_2 | B0ST_3)
#define CONFIG_EBIU_AMBCTL1_VAL	(B3WAT_7 | B3RAT_11 | B3HT_2 | B3ST_3 | B2WAT_7 | B2RAT_11 | B2HT_2 | B2ST_3)

#define CONFIG_SYS_MONITOR_LEN	(256 * 1024)
#define CONFIG_SYS_MALLOC_LEN	(128 * 1024)

/*
 * Network Settings
 */
#define ADI_CMDS_NETWORK	1
#define CONFIG_SMC91111	1
#define CONFIG_SMC91111_BASE	0x20200300
#define CONFIG_HOSTNAME		cm-bf533

/*
 * Flash Settings
 */
#define CONFIG_FLASH_CFI_DRIVER
#define CONFIG_SYS_FLASH_BASE		0x20000000
#define CONFIG_SYS_FLASH_CFI
#define CONFIG_SYS_FLASH_PROTECTION
#define CONFIG_SYS_MAX_FLASH_BANKS	1
#define CONFIG_SYS_MAX_FLASH_SECT	16

/*
 * Env Storage Settings
 */
#define CONFIG_ENV_IS_IN_FLASH	1
#define CONFIG_ENV_OFFSET	0x20000
#define CONFIG_ENV_SECT_SIZE	0x20000
#define CONFIG_ENV_SIZE		0x10000

/*
 * Misc Settings
 */
#define CONFIG_BAUDRATE		115200
#define CONFIG_UART_CONSOLE	0
#define CONFIG_BOOTCOMMAND	"run flashboot"
#define FLASHBOOT_ENV_SETTINGS	"flashboot=bootm 0x20040000\0"

/*
 * Pull in common ADI header for remaining command/environment setup
 */
#include <configs/bfin_adi_common.h>

#endif
Commit	Line	Data
e82d8a1f	1	/*
a187559e	2	* U-Boot - Configuration file for CM-BF533 board
e82d8a1f MF	3	*/
	4
	5	#ifndef __CONFIG_CM_BF533_H__
	6	#define __CONFIG_CM_BF533_H__
	7
f348ab85	8	#include <asm/config-pre.h>
e82d8a1f	9
e82d8a1f MF	10	/*
	11	* Processor Settings
	12	*/
fbcf8e8c	13	#define CONFIG_BFIN_CPU bf533-0.3
e82d8a1f MF	14	#define CONFIG_BFIN_BOOT_MODE BFIN_BOOT_BYPASS
e82d8a1f MF	15
e82d8a1f MF	16	/*
	17	* Clock Settings
	18	* CCLK = (CLKIN * VCO_MULT) / CCLK_DIV
	19	* SCLK = (CLKIN * VCO_MULT) / SCLK_DIV
	20	*/
	21	/* CONFIG_CLKIN_HZ is any value in Hz */
	22	#define CONFIG_CLKIN_HZ 25000000
	23	/* CLKIN_HALF controls the DF bit in PLL_CTL 0 = CLKIN */
	24	/* 1 = CLKIN / 2 */
	25	#define CONFIG_CLKIN_HALF 0
	26	/* PLL_BYPASS controls the BYPASS bit in PLL_CTL 0 = do not bypass */
	27	/* 1 = bypass PLL */
	28	#define CONFIG_PLL_BYPASS 0
	29	/* VCO_MULT controls the MSEL (multiplier) bits in PLL_CTL */
	30	/* Values can range from 0-63 (where 0 means 64) */
	31	#define CONFIG_VCO_MULT 22
	32	/* CCLK_DIV controls the core clock divider */
	33	/* Values can be 1, 2, 4, or 8 ONLY */
	34	#define CONFIG_CCLK_DIV 1
	35	/* SCLK_DIV controls the system clock divider */
	36	/* Values can range from 1-15 */
	37	#define CONFIG_SCLK_DIV 5
	38
fd04a05b HK	39	/* Decrease core voltage */
	40	#define CONFIG_VR_CTL_VAL (VLEV_115 \| GAIN_20 \| FREQ_1000)
	41
e82d8a1f MF	42	/*
	43	* Memory Settings
	44	*/
	45	#define CONFIG_MEM_ADD_WDTH 9
	46	#define CONFIG_MEM_SIZE 32
	47
	48	#define CONFIG_EBIU_SDRRC_VAL ((((CONFIG_SCLK_HZ / 1000) * 64) / 8192) - (7 + 2))
	49	#define CONFIG_EBIU_SDGCTL_VAL (SCTLE \| PSS \| TWR_2 \| TRCD_2 \| TRP_2 \| TRAS_7 \| PASR_ALL \| CL_3)
	50
	51	#define CONFIG_EBIU_AMGCTL_VAL (AMBEN_ALL)
	52	#define CONFIG_EBIU_AMBCTL0_VAL (B1WAT_7 \| B1RAT_11 \| B1HT_2 \| B1ST_3 \| B0WAT_7 \| B0RAT_11 \| B0HT_2 \| B0ST_3)
	53	#define CONFIG_EBIU_AMBCTL1_VAL (B3WAT_7 \| B3RAT_11 \| B3HT_2 \| B3ST_3 \| B2WAT_7 \| B2RAT_11 \| B2HT_2 \| B2ST_3)
	54
	55	#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
	56	#define CONFIG_SYS_MALLOC_LEN (128 * 1024)
	57
e82d8a1f MF	58	/*
	59	* Network Settings
	60	*/
	61	#define ADI_CMDS_NETWORK 1
7194ab80	62	#define CONFIG_SMC91111 1
e82d8a1f MF	63	#define CONFIG_SMC91111_BASE 0x20200300
e82d8a1f MF	64	#define CONFIG_HOSTNAME cm-bf533
e82d8a1f	65
e82d8a1f MF	66	/*
	67	* Flash Settings
	68	*/
	69	#define CONFIG_FLASH_CFI_DRIVER
	70	#define CONFIG_SYS_FLASH_BASE 0x20000000
	71	#define CONFIG_SYS_FLASH_CFI
	72	#define CONFIG_SYS_FLASH_PROTECTION
	73	#define CONFIG_SYS_MAX_FLASH_BANKS 1
	74	#define CONFIG_SYS_MAX_FLASH_SECT 16
	75
e82d8a1f MF	76	/*
	77	* Env Storage Settings
	78	*/
	79	#define CONFIG_ENV_IS_IN_FLASH 1
	80	#define CONFIG_ENV_OFFSET 0x20000
	81	#define CONFIG_ENV_SECT_SIZE 0x20000
	82	#define CONFIG_ENV_SIZE 0x10000
	83
e82d8a1f MF	84	/*
	85	* Misc Settings
	86	*/
	87	#define CONFIG_BAUDRATE 115200
	88	#define CONFIG_UART_CONSOLE 0
fd04a05b HK	89	#define CONFIG_BOOTCOMMAND "run flashboot"
fd04a05b HK	90	#define FLASHBOOT_ENV_SETTINGS "flashboot=bootm 0x20040000\0"
e82d8a1f MF	91
	92	/*
	93	* Pull in common ADI header for remaining command/environment setup
	94	*/
	95	#include <configs/bfin_adi_common.h>
	96
e82d8a1f	97	#endif