[people/ms/u-boot.git] / include / configs / db-88f6720.h

/*
 * Copyright (C) 2016 Stefan Roese <sr@denx.de>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef _CONFIG_DB_88F6720_H
#define _CONFIG_DB_88F6720_H

/*
 * High Level Configuration Options (easy to change)
 */
#define CONFIG_DISPLAY_BOARDINFO_LATE

/*
 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
 * for DDR ECC byte filling in the SPL before loading the main
 * U-Boot into it.
 */
#define	CONFIG_SYS_TEXT_BASE	0x00800000
#define CONFIG_SYS_TCLK		200000000	/* 200MHz */

/*
 * Commands configuration
 */
#define CONFIG_SYS_NO_FLASH		/* Declare no flash (NOR/SPI) */
#define CONFIG_CMD_ENV

/* I2C */
#define CONFIG_SYS_I2C
#define CONFIG_SYS_I2C_MVTWSI
#define CONFIG_I2C_MVTWSI_BASE0		MVEBU_TWSI_BASE
#define CONFIG_SYS_I2C_SLAVE		0x0
#define CONFIG_SYS_I2C_SPEED		100000

/* USB/EHCI configuration */
#define CONFIG_EHCI_IS_TDI
#define CONFIG_USB_MAX_CONTROLLER_COUNT 3

/* SPI NOR flash default params, used by sf commands */
#define CONFIG_SF_DEFAULT_SPEED		1000000
#define CONFIG_SF_DEFAULT_MODE		SPI_MODE_3

/* Environment in SPI NOR flash */
#define CONFIG_ENV_IS_IN_SPI_FLASH
#define CONFIG_ENV_OFFSET		(1 << 20) /* 1MiB in */
#define CONFIG_ENV_SIZE			(64 << 10) /* 64KiB */
#define CONFIG_ENV_SECT_SIZE		(64 << 10) /* 64KiB sectors */

#define CONFIG_PHY_MARVELL		/* there is a marvell phy */
#define PHY_ANEG_TIMEOUT	8000	/* PHY needs a longer aneg time */

#define CONFIG_SYS_CONSOLE_INFO_QUIET	/* don't print console @ startup */
#define CONFIG_SYS_ALT_MEMTEST

/* Additional FS support/configuration */
#define CONFIG_SUPPORT_VFAT

/*
 * mv-common.h should be defined after CMD configs since it used them
 * to enable certain macros
 */
#include "mv-common.h"

/*
 * Memory layout while starting into the bin_hdr via the
 * BootROM:
 *
 * 0x4000.4000 - 0x4003.4000	headers space (192KiB)
 * 0x4000.4030			bin_hdr start address
 * 0x4003.4000 - 0x4004.7c00	BootROM memory allocations (15KiB)
 * 0x4007.fffc			BootROM stack top
 *
 * The address space between 0x4007.fffc and 0x400f.fff is not locked in
 * L2 cache thus cannot be used.
 */

/* SPL */
/* Defines for SPL */
#define CONFIG_SPL_FRAMEWORK
#define CONFIG_SPL_TEXT_BASE		0x40004030
#define CONFIG_SPL_MAX_SIZE		((128 << 10) - 0x4030)

#define CONFIG_SPL_BSS_START_ADDR	(0x40000000 + (128 << 10))
#define CONFIG_SPL_BSS_MAX_SIZE		(16 << 10)

#ifdef CONFIG_SPL_BUILD
#define CONFIG_SYS_MALLOC_SIMPLE
#endif

#define CONFIG_SPL_STACK		(0x40000000 + ((192 - 16) << 10))
#define CONFIG_SPL_BOOTROM_SAVE		(CONFIG_SPL_STACK + 4)

#define CONFIG_SPL_SERIAL_SUPPORT

/* SPL related SPI defines */
#define CONFIG_SPL_SPI_SUPPORT
#define CONFIG_SPL_SPI_FLASH_SUPPORT
#define CONFIG_SPL_SPI_LOAD
#define CONFIG_SYS_SPI_U_BOOT_OFFS	0x20000
#define CONFIG_SYS_U_BOOT_OFFS		CONFIG_SYS_SPI_U_BOOT_OFFS

#endif /* _CONFIG_DB_88F6720_H */
Commit	Line	Data
606576d5 SR	1	/*
	2	* Copyright (C) 2016 Stefan Roese <sr@denx.de>
	3	*
	4	* SPDX-License-Identifier: GPL-2.0+
	5	*/
	6
	7	#ifndef _CONFIG_DB_88F6720_H
	8	#define _CONFIG_DB_88F6720_H
	9
	10	/*
	11	* High Level Configuration Options (easy to change)
	12	*/
	13	#define CONFIG_DISPLAY_BOARDINFO_LATE
	14
	15	/*
	16	* TEXT_BASE needs to be below 16MiB, since this area is scrubbed
	17	* for DDR ECC byte filling in the SPL before loading the main
	18	* U-Boot into it.
	19	*/
	20	#define CONFIG_SYS_TEXT_BASE 0x00800000
	21	#define CONFIG_SYS_TCLK 200000000 /* 200MHz */
	22
	23	/*
	24	* Commands configuration
	25	*/
	26	#define CONFIG_SYS_NO_FLASH /* Declare no flash (NOR/SPI) */
606576d5	27	#define CONFIG_CMD_ENV
606576d5 SR	28
	29	/* I2C */
	30	#define CONFIG_SYS_I2C
	31	#define CONFIG_SYS_I2C_MVTWSI
	32	#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
	33	#define CONFIG_SYS_I2C_SLAVE 0x0
	34	#define CONFIG_SYS_I2C_SPEED 100000
	35
	36	/* USB/EHCI configuration */
	37	#define CONFIG_EHCI_IS_TDI
	38	#define CONFIG_USB_MAX_CONTROLLER_COUNT 3
	39
	40	/* SPI NOR flash default params, used by sf commands */
	41	#define CONFIG_SF_DEFAULT_SPEED 1000000
	42	#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
	43
	44	/* Environment in SPI NOR flash */
	45	#define CONFIG_ENV_IS_IN_SPI_FLASH
	46	#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
	47	#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
	48	#define CONFIG_ENV_SECT_SIZE (64 << 10) /* 64KiB sectors */
	49
	50	#define CONFIG_PHY_MARVELL /* there is a marvell phy */
	51	#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
	52
	53	#define CONFIG_SYS_CONSOLE_INFO_QUIET /* don't print console @ startup */
	54	#define CONFIG_SYS_ALT_MEMTEST
	55
	56	/* Additional FS support/configuration */
	57	#define CONFIG_SUPPORT_VFAT
	58
	59	/*
	60	* mv-common.h should be defined after CMD configs since it used them
	61	* to enable certain macros
	62	*/
	63	#include "mv-common.h"
	64
	65	/*
	66	* Memory layout while starting into the bin_hdr via the
	67	* BootROM:
	68	*
	69	* 0x4000.4000 - 0x4003.4000 headers space (192KiB)
	70	* 0x4000.4030 bin_hdr start address
	71	* 0x4003.4000 - 0x4004.7c00 BootROM memory allocations (15KiB)
	72	* 0x4007.fffc BootROM stack top
	73	*
	74	* The address space between 0x4007.fffc and 0x400f.fff is not locked in
	75	* L2 cache thus cannot be used.
	76	*/
	77
	78	/* SPL */
	79	/* Defines for SPL */
	80	#define CONFIG_SPL_FRAMEWORK
	81	#define CONFIG_SPL_TEXT_BASE 0x40004030
	82	#define CONFIG_SPL_MAX_SIZE ((128 << 10) - 0x4030)
	83
	84	#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + (128 << 10))
	85	#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
	86
	87	#ifdef CONFIG_SPL_BUILD
	88	#define CONFIG_SYS_MALLOC_SIMPLE
	89	#endif
	90
	91	#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
92	#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
93
606576d5	94	#define CONFIG_SPL_SERIAL_SUPPORT
606576d5 SR	95
	96	/* SPL related SPI defines */
	97	#define CONFIG_SPL_SPI_SUPPORT
	98	#define CONFIG_SPL_SPI_FLASH_SUPPORT
	99	#define CONFIG_SPL_SPI_LOAD
606576d5 SR	100	#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x20000
	101	#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
	102
	103	#endif /* _CONFIG_DB_88F6720_H */