]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/edb93xx.h
davinci: add support for omapl138-lcdk board
[people/ms/u-boot.git] / include / configs / edb93xx.h
CommitLineData
7237d22b
SK
1/*
2 * U-boot - Configuration file for Cirrus Logic EDB93xx boards
3 */
4
5#ifndef __CONFIG_H
6#define __CONFIG_H
7
8#ifdef CONFIG_MK_edb9301
9#define CONFIG_EDB9301
10#elif defined(CONFIG_MK_edb9302)
11#define CONFIG_EDB9302
12#elif defined(CONFIG_MK_edb9302a)
13#define CONFIG_EDB9302A
14#elif defined(CONFIG_MK_edb9307)
15#define CONFIG_EDB9307
16#elif defined(CONFIG_MK_edb9307a)
17#define CONFIG_EDB9307A
18#elif defined(CONFIG_MK_edb9312)
19#define CONFIG_EDB9312
20#elif defined(CONFIG_MK_edb9315)
21#define CONFIG_EDB9315
22#elif defined(CONFIG_MK_edb9315a)
23#define CONFIG_EDB9315A
24#else
25#error "no board defined"
26#endif
27
28/* Initial environment and monitor configuration options. */
29#define CONFIG_BOOTDELAY 2
30#define CONFIG_CMDLINE_TAG 1
31#define CONFIG_INITRD_TAG 1
32#define CONFIG_SETUP_MEMORY_TAGS 1
33#define CONFIG_BOOTARGS "root=/dev/nfs console=ttyAM0,115200 ip=dhcp"
34#define CONFIG_BOOTFILE "edb93xx.img"
35
36#define CONFIG_SYS_HUSH_PARSER 1
37#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
38
39
40#define CONFIG_SYS_LDSCRIPT "board/cirrus/edb93xx/u-boot.lds"
41
42
43#ifdef CONFIG_EDB9301
44#define CONFIG_EP9301
45#define CONFIG_MACH_TYPE MACH_TYPE_EDB9301
46#define CONFIG_SYS_PROMPT "EDB9301> "
47#define CONFIG_ENV_SECT_SIZE 0x00020000
48#elif defined(CONFIG_EDB9302)
49#define CONFIG_EP9302
50#define CONFIG_MACH_TYPE MACH_TYPE_EDB9302
51#define CONFIG_SYS_PROMPT "EDB9302> "
52#define CONFIG_ENV_SECT_SIZE 0x00020000
53#elif defined(CONFIG_EDB9302A)
54#define CONFIG_EP9302
55#define CONFIG_MACH_TYPE MACH_TYPE_EDB9302A
56#define CONFIG_SYS_PROMPT "EDB9302A> "
57#define CONFIG_ENV_SECT_SIZE 0x00020000
58#elif defined(CONFIG_EDB9307)
59#define CONFIG_EP9307
60#define CONFIG_MACH_TYPE MACH_TYPE_EDB9307
61#define CONFIG_SYS_PROMPT "EDB9307> "
62#define CONFIG_ENV_SECT_SIZE 0x00040000
63#elif defined(CONFIG_EDB9307A)
64#define CONFIG_EP9307
65#define CONFIG_MACH_TYPE MACH_TYPE_EDB9307A
66#define CONFIG_SYS_PROMPT "EDB9307A> "
67#define CONFIG_ENV_SECT_SIZE 0x00020000
68#elif defined(CONFIG_EDB9312)
69#define CONFIG_EP9312
70#define CONFIG_MACH_TYPE MACH_TYPE_EDB9312
71#define CONFIG_SYS_PROMPT "EDB9312> "
72#define CONFIG_ENV_SECT_SIZE 0x00040000
73#elif defined(CONFIG_EDB9315)
74#define CONFIG_EP9315
75#define CONFIG_MACH_TYPE MACH_TYPE_EDB9315
76#define CONFIG_SYS_PROMPT "EDB9315> "
77#define CONFIG_ENV_SECT_SIZE 0x00040000
78#elif defined(CONFIG_EDB9315A)
79#define CONFIG_EP9315
80#define CONFIG_MACH_TYPE MACH_TYPE_EDB9315A
81#define CONFIG_SYS_PROMPT "EDB9315A> "
82#define CONFIG_ENV_SECT_SIZE 0x00020000
83#else
84#error "no board defined"
85#endif
86
87/* High-level configuration options */
f2168440 88#define CONFIG_EP93XX 1 /* This is a Cirrus Logic 93xx SoC */
7237d22b
SK
89
90#define CONFIG_SYS_CLK_FREQ 14745600 /* EP93xx has a 14.7456 clock */
7237d22b
SK
91#undef CONFIG_USE_IRQ /* Don't need IRQ/FIQ */
92
93/* Monitor configuration */
94#include <config_cmd_default.h>
95#undef CONFIG_CMD_FPGA
96#undef CONFIG_CMD_SETGETDCR
97#undef CONFIG_CMD_XIMG
98
99#undef CONFIG_CMD_DATE
100#define CONFIG_CMD_DHCP
101#define CONFIG_CMD_JFFS2
102
103#define CONFIG_SYS_LONGHELP /* Enable "long" help in mon */
104#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
105/* Print buffer size */
106#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
107/* Boot argument buffer size */
108#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
109#define CONFIG_SYS_MAXARGS 16 /* Max number of command args */
110
111/* Serial port hardware configuration */
112#define CONFIG_PL010_SERIAL
113#define CONFIG_CONS_INDEX 0
114#define CONFIG_BAUDRATE 115200
115#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, \
116 115200, 230400}
117#define CONFIG_SYS_SERIAL0 0x808C0000
118#define CONFIG_SYS_SERIAL1 0x808D0000
119/*#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0, \
120 (void *)CONFIG_SYS_SERIAL1} */
121
122#define CONFIG_PL01x_PORTS {(void *)CONFIG_SYS_SERIAL0}
123
124/* Status LED */
125#define CONFIG_STATUS_LED 1 /* Status LED enabled */
126#define CONFIG_BOARD_SPECIFIC_LED 1
127#define STATUS_LED_GREEN 0
128#define STATUS_LED_RED 1
129/* Green */
130#define STATUS_LED_BIT STATUS_LED_GREEN
131#define STATUS_LED_STATE STATUS_LED_ON
132#define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
133/* Red */
134#define STATUS_LED_BIT1 STATUS_LED_RED
135#define STATUS_LED_STATE1 STATUS_LED_OFF
136#define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
137/* Optional value */
138#define STATUS_LED_BOOT STATUS_LED_BIT
139
140/* Network hardware configuration */
141#define CONFIG_DRIVER_EP93XX_MAC
142#define CONFIG_MII_SUPPRESS_PREAMBLE
143#define CONFIG_MII
144#define CONFIG_PHY_ADDR 1
145#define CONFIG_NET_MULTI
146#undef CONFIG_NETCONSOLE
147
148/* SDRAM configuration */
149#if defined(CONFIG_EDB9301) || defined(CONFIG_EDB9302) || \
150 defined(CONFIG_EDB9307) || defined CONFIG_EDB9312 || \
151 defined(CONFIG_EDB9315)
152/*
153 * EDB9301/2 has 4 banks of SDRAM consisting of 1x Samsung K4S561632E-TC75
154 * 256 Mbit SDRAM on a 16-bit data bus, for a total of 32MB of SDRAM. We set
155 * the SROMLL bit on the processor, resulting in this non-contiguous memory map.
156 *
157 * The EDB9307, EDB9312, and EDB9315 have 2 banks of SDRAM consisting of
158 * 2x Samsung K4S561632E-TC75 256 Mbit on a 32-bit data bus, for a total of
159 * 64 MB of SDRAM.
160 */
161
162#define CONFIG_EDB93XX_SDCS3
163
164#elif defined(CONFIG_EDB9302A) || \
165 defined(CONFIG_EDB9307A) || defined(CONFIG_EDB9315A)
166/*
167 * EDB9302a has 4 banks of SDRAM consisting of 1x Samsung K4S561632E-TC75
168 * 256 Mbit SDRAM on a 16-bit data bus, for a total of 32MB of SDRAM. We set
169 * the SROMLL bit on the processor, resulting in this non-contiguous memory map.
170 *
171 * The EDB9307A and EDB9315A have 2 banks of SDRAM consisting of 2x Samsung
172 * K4S561632E-TC75 256 Mbit on a 32-bit data bus, for a total of 64 MB of SDRAM.
173 */
174#define CONFIG_EDB93XX_SDCS0
175
176#else
177#error "no SDCS configuration for this board"
178#endif
179
180
181#if defined(CONFIG_EDB93XX_SDCS3)
182#define CONFIG_SYS_LOAD_ADDR 0x01000000 /* Default load address */
183#define PHYS_SDRAM_1 0x00000000
184#elif defined(CONFIG_EDB93XX_SDCS0)
185#define CONFIG_SYS_LOAD_ADDR 0xc1000000 /* Default load address */
186#define PHYS_SDRAM_1 0xc0000000
187#endif
188
189#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
190#define CONFIG_NR_DRAM_BANKS 8
191
192#define CONFIG_SYS_INIT_SP_ADDR \
193 (CONFIG_SYS_SDRAM_BASE + 32*1024 - GENERATED_GBL_DATA_SIZE)
194
195
196/* Must match kernel config */
197#define LINUX_BOOT_PARAM_ADDR (PHYS_SDRAM_1 + 0x100)
198
199/* Run-time memory allocatons */
200#define CONFIG_SYS_GBL_DATA_SIZE 128
201#define CONFIG_STACKSIZE (128 * 1024)
202
203#if defined(CONFIG_USE_IRQ)
204#define CONFIG_STACKSIZE_IRQ (4 * 1024)
205#define CONFIG_STACKSIZE_FIQ (4 * 1024)
206#endif
207
208#define CONFIG_SYS_MALLOC_LEN (512 * 1024)
209
210/* -----------------------------------------------------------------------------
211 * FLASH and environment organization
212 *
213 * The EDB9301, EDB9302(a), EDB9307a, EDB9315a have 1 bank of flash memory at
214 * 0x60000000 consisting of 1x Intel TE28F128J3C-150 128 Mbit flash on a 16-bit
215 * data bus, for a total of 16 MB of CFI-compatible flash.
216 *
217 * The EDB9307, EDB9312, and EDB9315 have 1 bank of flash memory at
218 * 0x60000000 consisting of 2x Micron MT28F128J3-12 128 Mbit flash on a 32-bit
219 * data bus, for a total of 32 MB of CFI-compatible flash.
220 *
221 *
222 * EDB9301/02(a)7a/15a EDB9307/12/15
223 * 0x60000000 - 0x0003FFFF u-boot u-boot
224 * 0x60040000 - 0x0005FFFF environment #1 environment #1
225 * 0x60060000 - 0x0007FFFF environment #2 environment #1 (continued)
226 * 0x60080000 - 0x0009FFFF unused environment #2
227 * 0x600A0000 - 0x000BFFFF unused environment #2 (continued)
228 * 0x600C0000 - 0x00FFFFFF unused unused
229 * 0x61000000 - 0x01FFFFFF not present unused
230 */
231#define CONFIG_SYS_FLASH_CFI
232#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
233
234
235#define CONFIG_SYS_FLASH_PROTECTION
236#define CONFIG_FLASH_CFI_DRIVER
237#define CONFIG_SYS_MAX_FLASH_BANKS 1
238#define CONFIG_SYS_MAX_FLASH_SECT (256+8)
239
240#define CONFIG_SYS_TEXT_BASE 0x60000000
241#define PHYS_FLASH_1 CONFIG_SYS_TEXT_BASE
242#define CONFIG_SYS_FLASH_BASE CONFIG_SYS_TEXT_BASE
243
244#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
245#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
246
247#define CONFIG_ENV_OVERWRITE /* Vendor params unprotected */
248#define CONFIG_ENV_IS_IN_FLASH
249
250#define CONFIG_ENV_ADDR 0x60040000
251#define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
252
253#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
254#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
255
256/* Define to enable MMC on SPI support */
257/* #define CONFIG_EP93XX_SPI_MMC */
258
259#ifdef CONFIG_EP93XX_SPI_MMC
260#define CONFIG_EP93XX_SPI
261#define CONFIG_MMC
262#define CONFIG_GENERIC_MMC
263#define CONFIG_MMC_SPI
264#define CONFIG_CMD_MMC
265#define CONFIG_MMC_SPI_NPOWER_EGPIO 9
266#endif
267
268#define CONFIG_USB_STORAGE
269#define CONFIG_USB_OHCI_NEW
270#define CONFIG_USB_OHCI_EP93XX
271#define CONFIG_SYS_USB_OHCI_CPU_INIT
272#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 3
273#define CONFIG_SYS_USB_OHCI_SLOT_NAME "ep93xx-ohci"
274#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x80020000
275
276#define CONFIG_CMD_EXT2
277#define CONFIG_CMD_EXT4
278#define CONFIG_CMD_FAT
279#define CONFIG_CMD_USB
280
281#define CONFIG_BOARD_EARLY_INIT_F
282#define CONFIG_CMD_BOOTZ
283
284/* Define to disable flash configuration*/
285/* #define CONFIG_EP93XX_NO_FLASH_CFG */
286
287/* Define this for indusrial rated chips */
288/* #define CONFIG_EDB93XX_INDUSTRIAL */
289
290#endif /* !defined (__CONFIG_H) */