]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/el6x_common.h
config: Move CONFIG_BOARD_LATE_INIT to defconfigs
[people/ms/u-boot.git] / include / configs / el6x_common.h
CommitLineData
8be4f40e
SB
1/*
2 * Copyright (C) Stefano Babic <sbabic@denx.de>
3 *
4 * Configuration settings for the E+L i.MX6Q DO82 board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __EL6Q_COMMON_CONFIG_H
10#define __EL6Q_COMMON_CONFIG_H
11
12#define CONFIG_BOARD_NAME EL6Q
13
14#include <config_distro_defaults.h>
15#include "mx6_common.h"
16
17#define CONFIG_IMX_THERMAL
18
19/* Size of malloc() pool */
20#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
21
22#define CONFIG_BOARD_EARLY_INIT_F
8be4f40e
SB
23
24#define CONFIG_MXC_UART
25
26#ifdef CONFIG_SPL
8be4f40e
SB
27#define CONFIG_SYS_SPI_U_BOOT_OFFS (64 * 1024)
28#define CONFIG_SPL_SPI_LOAD
29#include "imx6_spl.h"
30#endif
31
32/* MMC Configs */
33#define CONFIG_SYS_FSL_ESDHC_ADDR 0
34#define CONFIG_SYS_FSL_USDHC_NUM 2
35
36/* I2C config */
37#define CONFIG_SYS_I2C
38#define CONFIG_SYS_I2C_MXC
39#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
40#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
41#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
42#define CONFIG_SYS_I2C_SPEED 100000
43
44/* PMIC */
45#define CONFIG_POWER
46#define CONFIG_POWER_I2C
47#define CONFIG_POWER_PFUZE100
48#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
49
50/* Commands */
51#define CONFIG_MXC_SPI
52#define CONFIG_SF_DEFAULT_BUS 3
53#define CONFIG_SF_DEFAULT_CS 0
54#define CONFIG_SF_DEFAULT_SPEED 20000000
55#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
56
57/* allow to overwrite serial and ethaddr */
58#define CONFIG_ENV_OVERWRITE
59#define CONFIG_MXC_UART_BASE UART2_BASE
60#define CONFIG_BAUDRATE 115200
61
62/* Command definition */
63
64#define CONFIG_CMD_BMODE
8be4f40e
SB
65#undef CONFIG_CMD_IMLS
66
67#define CONFIG_BOARD_NAME EL6Q
68
69#define CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
70#define CONFIG_EXTRA_ENV_SETTINGS \
71 "board="__stringify(CONFIG_BOARD_NAME)"\0" \
72 "cma_size="__stringify(EL6Q_CMA_SIZE)"\0" \
73 "chp_size="__stringify(EL6Q_COHERENT_POOL_SIZE)"\0" \
12ca05a3 74 "console=" CONSOLE_DEV "\0" \
8be4f40e
SB
75 "fdtfile=undefined\0" \
76 "fdt_high=0xffffffff\0" \
77 "fdt_addr_r=0x18000000\0" \
78 "fdt_addr=0x18000000\0" \
79 "findfdt=setenv fdtfile " CONFIG_DEFAULT_FDT_FILE "\0" \
80 "kernel_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
81 "scriptaddr=" __stringify(CONFIG_LOADADDR) "\0" \
82 "pxefile_addr_r=" __stringify(CONFIG_LOADADDR) "\0" \
83 BOOTENV
84
85#define BOOT_TARGET_DEVICES(func) \
86 func(MMC, mmc, 0) \
87 func(MMC, mmc, 1) \
88 func(PXE, PXE, na) \
89 func(DHCP, dhcp, na)
90
91#define CONFIG_BOOTCOMMAND \
92 "run findfdt; " \
93 "run distro_bootcmd"
94
95#include <config_distro_bootcmd.h>
96
97#define CONFIG_ARP_TIMEOUT 200UL
98
99#define CONFIG_CMD_MEMTEST
100
101#define CONFIG_SYS_MEMTEST_START 0x10000000
102#define CONFIG_SYS_MEMTEST_END 0x10800000
103#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
104
105#define CONFIG_STACKSIZE (128 * 1024)
106
107/* Physical Memory Map */
108#define CONFIG_NR_DRAM_BANKS 1
109#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
110
111#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
112#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
113#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
114
115#define CONFIG_SYS_INIT_SP_OFFSET \
116 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
117#define CONFIG_SYS_INIT_SP_ADDR \
118 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
119
120/* FLASH and environment organization */
121#define CONFIG_SYS_NO_FLASH
122
123#define CONFIG_ENV_SIZE (8 * 1024)
124
125#define CONFIG_ENV_IS_IN_MMC
126
127#if defined(CONFIG_ENV_IS_IN_MMC)
128#define CONFIG_SYS_MMC_ENV_DEV 1
129#define CONFIG_SYS_MMC_ENV_PART 2
130#define CONFIG_ENV_OFFSET 0x0
131#endif
132
133#endif /* __EL6Q_COMMON_CONFIG_H */