]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/embestmx6boards.h
Merge git://www.denx.de/git/u-boot-marvell
[people/ms/u-boot.git] / include / configs / embestmx6boards.h
CommitLineData
3cbeb0f0
EB
1/*
2 * Copyright (C) 2014 Eukréa Electromatique
3 * Author: Eric Bénard <eric@eukrea.com>
4 *
5 * Configuration settings for the Embest RIoTboard
6 *
7 * based on mx6*sabre*.h which are :
8 * Copyright (C) 2012 Freescale Semiconductor, Inc.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
3cbeb0f0 16#define CONFIG_MXC_UART_BASE UART2_BASE
12ca05a3 17#define CONSOLE_DEV "ttymxc1"
3cbeb0f0
EB
18#define CONFIG_MMCROOT "/dev/mmcblk1p2"
19
20#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
1368f993 22#define CONFIG_IMX_THERMAL
3cbeb0f0
EB
23
24/* Size of malloc() pool */
25#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
26
3cbeb0f0
EB
27#define CONFIG_MXC_UART
28
3cbeb0f0 29/* I2C Configs */
3cbeb0f0
EB
30#define CONFIG_SYS_I2C
31#define CONFIG_SYS_I2C_MXC
03544c66
AA
32#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
33#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 34#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
3cbeb0f0
EB
35#define CONFIG_SYS_I2C_SPEED 100000
36
37/* USB Configs */
3cbeb0f0
EB
38#define CONFIG_USB_EHCI
39#define CONFIG_USB_EHCI_MX6
3cbeb0f0
EB
40#define CONFIG_USB_HOST_ETHER
41#define CONFIG_USB_ETHER_ASIX
42#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
43#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
44#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
45#define CONFIG_MXC_USB_FLAGS 0
46
47/* MMC Configs */
3cbeb0f0
EB
48#define CONFIG_SYS_FSL_ESDHC_ADDR 0
49
3cbeb0f0
EB
50#define CONFIG_FEC_MXC
51#define CONFIG_MII
52#define IMX_FEC_BASE ENET_BASE_ADDR
53#define CONFIG_FEC_XCV_TYPE RGMII
54#define CONFIG_ETHPRIME "FEC"
55#define CONFIG_FEC_MXC_PHYADDR 4
56
57#define CONFIG_PHYLIB
58#define CONFIG_PHY_ATHEROS
59
3cbeb0f0 60#ifdef CONFIG_CMD_SF
3cbeb0f0
EB
61#define CONFIG_MXC_SPI
62#define CONFIG_SF_DEFAULT_BUS 0
155fa9af 63#define CONFIG_SF_DEFAULT_CS 0
3cbeb0f0
EB
64#define CONFIG_SF_DEFAULT_SPEED 20000000
65#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
66#endif
67
3cbeb0f0 68#define CONFIG_CMD_BMODE
3cbeb0f0 69
3cbeb0f0
EB
70#define CONFIG_ARP_TIMEOUT 200UL
71
3cbeb0f0
EB
72/* Print Buffer Size */
73#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
3cbeb0f0
EB
74
75#define CONFIG_SYS_MEMTEST_START 0x10000000
76#define CONFIG_SYS_MEMTEST_END 0x10010000
77#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
78
3cbeb0f0
EB
79#define CONFIG_STACKSIZE (128 * 1024)
80
81/* Physical Memory Map */
82#define CONFIG_NR_DRAM_BANKS 1
83#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
84
85#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
86#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
87#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
88
89#define CONFIG_SYS_INIT_SP_OFFSET \
90 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
91#define CONFIG_SYS_INIT_SP_ADDR \
92 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
93
056845c2 94/* Environment organization */
3cbeb0f0
EB
95#define CONFIG_ENV_SIZE (8 * 1024)
96
97#if defined(CONFIG_ENV_IS_IN_MMC)
98/* RiOTboard */
c86efd85 99#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
3cbeb0f0
EB
100#define CONFIG_SYS_FSL_USDHC_NUM 3
101#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
102#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
103#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
104#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
105/* MarSBoard */
c86efd85 106#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
3cbeb0f0
EB
107#define CONFIG_SYS_FSL_USDHC_NUM 2
108#define CONFIG_ENV_OFFSET (768 * 1024)
109#define CONFIG_ENV_SECT_SIZE (8 * 1024)
110#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
111#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
112#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
113#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
114#endif
115
3cbeb0f0 116/* Framebuffer */
3cbeb0f0 117#define CONFIG_VIDEO_IPUV3
3cbeb0f0
EB
118#define CONFIG_VIDEO_BMP_RLE8
119#define CONFIG_SPLASH_SCREEN
120#define CONFIG_SPLASH_SCREEN_ALIGN
121#define CONFIG_BMP_16BPP
122#define CONFIG_VIDEO_LOGO
123#define CONFIG_VIDEO_BMP_LOGO
124#define CONFIG_IPUV3_CLK 260000000
125#define CONFIG_IMX_HDMI
126#define CONFIG_IMX_VIDEO_SKIP
127
729d2a34 128#include <config_distro_defaults.h>
e51c1e8e 129#include "mx6_common.h"
729d2a34 130
c86efd85
IP
131/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
132 * 1M script, 1M pxe and the ramdisk at the end */
133#define MEM_LAYOUT_ENV_SETTINGS \
134 "bootm_size=0x10000000\0" \
135 "kernel_addr_r=0x12000000\0" \
136 "fdt_addr_r=0x13000000\0" \
137 "scriptaddr=0x13100000\0" \
138 "pxefile_addr_r=0x13200000\0" \
139 "ramdisk_addr_r=0x13300000\0"
140
141#define BOOT_TARGET_DEVICES(func) \
142 func(MMC, mmc, 0) \
143 func(MMC, mmc, 1) \
144 func(MMC, mmc, 2) \
145 func(USB, usb, 0) \
146 func(PXE, pxe, na) \
147 func(DHCP, dhcp, na)
148
149#include <config_distro_bootcmd.h>
150
151#define CONSOLE_STDIN_SETTINGS \
152 "stdin=serial\0"
153
154#define CONSOLE_STDOUT_SETTINGS \
155 "stdout=serial\0" \
156 "stderr=serial\0"
157
158#define CONSOLE_ENV_SETTINGS \
159 CONSOLE_STDIN_SETTINGS \
160 CONSOLE_STDOUT_SETTINGS
161
162#define CONFIG_EXTRA_ENV_SETTINGS \
163 CONSOLE_ENV_SETTINGS \
164 MEM_LAYOUT_ENV_SETTINGS \
165 "fdtfile=" CONFIG_FDTFILE "\0" \
166 BOOTENV
167
3cbeb0f0 168#endif /* __RIOTBOARD_CONFIG_H */