]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/embestmx6boards.h
sf: Move SPI flash drivers to defconfig
[people/ms/u-boot.git] / include / configs / embestmx6boards.h
CommitLineData
3cbeb0f0
EB
1/*
2 * Copyright (C) 2014 Eukréa Electromatique
3 * Author: Eric Bénard <eric@eukrea.com>
4 *
5 * Configuration settings for the Embest RIoTboard
6 *
7 * based on mx6*sabre*.h which are :
8 * Copyright (C) 2012 Freescale Semiconductor, Inc.
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __RIOTBOARD_CONFIG_H
14#define __RIOTBOARD_CONFIG_H
15
3cbeb0f0 16#define CONFIG_MXC_UART_BASE UART2_BASE
fa4a7a43 17#define CONFIG_CONSOLE_DEV "ttymxc1"
3cbeb0f0
EB
18#define CONFIG_MMCROOT "/dev/mmcblk1p2"
19
20#define PHYS_SDRAM_SIZE (1u * 1024 * 1024 * 1024)
21
1368f993 22#define CONFIG_IMX_THERMAL
3cbeb0f0
EB
23
24/* Size of malloc() pool */
25#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
26
27#define CONFIG_BOARD_EARLY_INIT_F
28#define CONFIG_BOARD_LATE_INIT
3cbeb0f0
EB
29
30#define CONFIG_MXC_UART
31
3cbeb0f0
EB
32/* I2C Configs */
33#define CONFIG_CMD_I2C
34#define CONFIG_SYS_I2C
35#define CONFIG_SYS_I2C_MXC
03544c66
AA
36#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
37#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 38#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
3cbeb0f0
EB
39#define CONFIG_SYS_I2C_SPEED 100000
40
41/* USB Configs */
42#define CONFIG_CMD_USB
43#define CONFIG_USB_EHCI
44#define CONFIG_USB_EHCI_MX6
45#define CONFIG_USB_STORAGE
46#define CONFIG_USB_HOST_ETHER
47#define CONFIG_USB_ETHER_ASIX
48#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
49#define CONFIG_EHCI_HCD_INIT_AFTER_RESET /* For OTG port */
50#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
51#define CONFIG_MXC_USB_FLAGS 0
52
53/* MMC Configs */
3cbeb0f0
EB
54#define CONFIG_SYS_FSL_ESDHC_ADDR 0
55
3cbeb0f0
EB
56#define CONFIG_FEC_MXC
57#define CONFIG_MII
58#define IMX_FEC_BASE ENET_BASE_ADDR
59#define CONFIG_FEC_XCV_TYPE RGMII
60#define CONFIG_ETHPRIME "FEC"
61#define CONFIG_FEC_MXC_PHYADDR 4
62
63#define CONFIG_PHYLIB
64#define CONFIG_PHY_ATHEROS
65
66#define CONFIG_CMD_SF
67#ifdef CONFIG_CMD_SF
3cbeb0f0
EB
68#define CONFIG_MXC_SPI
69#define CONFIG_SF_DEFAULT_BUS 0
155fa9af 70#define CONFIG_SF_DEFAULT_CS 0
3cbeb0f0
EB
71#define CONFIG_SF_DEFAULT_SPEED 20000000
72#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
73#endif
74
3cbeb0f0 75#define CONFIG_CMD_BMODE
3cbeb0f0 76
3cbeb0f0
EB
77#define CONFIG_ARP_TIMEOUT 200UL
78
3cbeb0f0
EB
79/* Print Buffer Size */
80#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
3cbeb0f0
EB
81
82#define CONFIG_SYS_MEMTEST_START 0x10000000
83#define CONFIG_SYS_MEMTEST_END 0x10010000
84#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
85
3cbeb0f0
EB
86#define CONFIG_STACKSIZE (128 * 1024)
87
88/* Physical Memory Map */
89#define CONFIG_NR_DRAM_BANKS 1
90#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
91
92#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
93#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
94#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
95
96#define CONFIG_SYS_INIT_SP_OFFSET \
97 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
98#define CONFIG_SYS_INIT_SP_ADDR \
99 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
100
056845c2 101/* Environment organization */
3cbeb0f0
EB
102#define CONFIG_ENV_SIZE (8 * 1024)
103
104#if defined(CONFIG_ENV_IS_IN_MMC)
105/* RiOTboard */
c86efd85 106#define CONFIG_FDTFILE "imx6dl-riotboard.dtb"
3cbeb0f0
EB
107#define CONFIG_SYS_FSL_USDHC_NUM 3
108#define CONFIG_SYS_MMC_ENV_DEV 2 /* SDHC4 */
109#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
110#define CONFIG_SUPPORT_EMMC_BOOT /* eMMC specific */
111#elif defined(CONFIG_ENV_IS_IN_SPI_FLASH)
112/* MarSBoard */
c86efd85 113#define CONFIG_FDTFILE "imx6q-marsboard.dtb"
3cbeb0f0
EB
114#define CONFIG_SYS_FSL_USDHC_NUM 2
115#define CONFIG_ENV_OFFSET (768 * 1024)
116#define CONFIG_ENV_SECT_SIZE (8 * 1024)
117#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
118#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
119#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
120#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
121#endif
122
3cbeb0f0
EB
123/* Framebuffer */
124#define CONFIG_VIDEO
125#define CONFIG_VIDEO_IPUV3
126#define CONFIG_CFB_CONSOLE
127#define CONFIG_VGA_AS_SINGLE_DEVICE
128#define CONFIG_SYS_CONSOLE_IS_IN_ENV
129#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
130#define CONFIG_VIDEO_BMP_RLE8
131#define CONFIG_SPLASH_SCREEN
132#define CONFIG_SPLASH_SCREEN_ALIGN
133#define CONFIG_BMP_16BPP
134#define CONFIG_VIDEO_LOGO
135#define CONFIG_VIDEO_BMP_LOGO
136#define CONFIG_IPUV3_CLK 260000000
137#define CONFIG_IMX_HDMI
138#define CONFIG_IMX_VIDEO_SKIP
139
729d2a34 140#include <config_distro_defaults.h>
e51c1e8e 141#include "mx6_common.h"
729d2a34 142
c86efd85
IP
143/* 256M RAM (minimum), 32M uncompressed kernel, 16M compressed kernel, 1M fdt,
144 * 1M script, 1M pxe and the ramdisk at the end */
145#define MEM_LAYOUT_ENV_SETTINGS \
146 "bootm_size=0x10000000\0" \
147 "kernel_addr_r=0x12000000\0" \
148 "fdt_addr_r=0x13000000\0" \
149 "scriptaddr=0x13100000\0" \
150 "pxefile_addr_r=0x13200000\0" \
151 "ramdisk_addr_r=0x13300000\0"
152
153#define BOOT_TARGET_DEVICES(func) \
154 func(MMC, mmc, 0) \
155 func(MMC, mmc, 1) \
156 func(MMC, mmc, 2) \
157 func(USB, usb, 0) \
158 func(PXE, pxe, na) \
159 func(DHCP, dhcp, na)
160
161#include <config_distro_bootcmd.h>
162
163#define CONSOLE_STDIN_SETTINGS \
164 "stdin=serial\0"
165
166#define CONSOLE_STDOUT_SETTINGS \
167 "stdout=serial\0" \
168 "stderr=serial\0"
169
170#define CONSOLE_ENV_SETTINGS \
171 CONSOLE_STDIN_SETTINGS \
172 CONSOLE_STDOUT_SETTINGS
173
174#define CONFIG_EXTRA_ENV_SETTINGS \
175 CONSOLE_ENV_SETTINGS \
176 MEM_LAYOUT_ENV_SETTINGS \
177 "fdtfile=" CONFIG_FDTFILE "\0" \
178 BOOTENV
179
3cbeb0f0 180#endif /* __RIOTBOARD_CONFIG_H */