]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/ge_bx50v3.h
configs: Re-sync almost all of cmd/Kconfig
[people/ms/u-boot.git] / include / configs / ge_bx50v3.h
CommitLineData
f9162b15
AB
1/*
2 * Copyright (C) 2015 Timesys Corporation
3 * Copyright (C) 2015 General Electric Company
4 * Copyright (C) 2014 Advantech
5 * Copyright (C) 2012 Freescale Semiconductor, Inc.
6 *
7 * Configuration settings for the GE MX6Q Bx50v3 boards.
8 *
9 * SPDX-License-Identifier: GPL-2.0+
10 */
11
12#ifndef __GE_BX50V3_CONFIG_H
13#define __GE_BX50V3_CONFIG_H
14
15#include <asm/arch/imx-regs.h>
16#include <asm/imx-common/gpio.h>
17
18#if defined(CONFIG_TARGET_GE_B450V3)
19#define CONFIG_BOARD_NAME "General Electric B450v3"
20#define CONFIG_DEFAULT_FDT_FILE "/boot/imx6q-b450v3.dtb"
21#elif defined(CONFIG_TARGET_GE_B650V3)
22#define CONFIG_BOARD_NAME "General Electric B650v3"
23#define CONFIG_DEFAULT_FDT_FILE "/boot/imx6q-b650v3.dtb"
24#elif defined(CONFIG_TARGET_GE_B850V3)
25#define CONFIG_BOARD_NAME "General Electric B850v3"
26#define CONFIG_DEFAULT_FDT_FILE "/boot/imx6q-b850v3.dtb"
27#else
28#define CONFIG_BOARD_NAME "General Electric BA16 Generic"
29#define CONFIG_DEFAULT_FDT_FILE "/boot/imx6q-ba16.dtb"
30#endif
31
32#define CONFIG_MXC_UART_BASE UART3_BASE
33#define CONFIG_CONSOLE_DEV "ttymxc2"
34
35#define PHYS_SDRAM_SIZE (2u * 1024 * 1024 * 1024)
36
37#define CONFIG_SUPPORT_EMMC_BOOT
38
39#define CONFIG_BOOTDELAY 1
40
41#include "mx6_common.h"
42#include <linux/sizes.h>
43
44#define CONFIG_DISPLAY_CPUINFO
45#define CONFIG_DISPLAY_BOARDINFO
46
47#define CONFIG_CMDLINE_TAG
48#define CONFIG_SETUP_MEMORY_TAGS
49#define CONFIG_INITRD_TAG
50#define CONFIG_REVISION_TAG
51#define CONFIG_SYS_MALLOC_LEN (10 * SZ_1M)
52
53#define CONFIG_BOARD_EARLY_INIT_F
54#define CONFIG_BOARD_LATE_INIT
55
56#define CONFIG_MXC_GPIO
57#define CONFIG_MXC_UART
58
59#define CONFIG_CMD_FUSE
60#define CONFIG_MXC_OCOTP
61
62/* SATA Configs */
63#define CONFIG_CMD_SATA
64#define CONFIG_DWC_AHSATA
65#define CONFIG_SYS_SATA_MAX_DEVICE 1
66#define CONFIG_DWC_AHSATA_PORT_ID 0
67#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
68#define CONFIG_LBA48
69#define CONFIG_LIBATA
70
71/* MMC Configs */
72#define CONFIG_FSL_ESDHC
73#define CONFIG_FSL_USDHC
74#define CONFIG_SYS_FSL_ESDHC_ADDR 0
75#define CONFIG_MMC
76#define CONFIG_CMD_MMC
77#define CONFIG_GENERIC_MMC
78#define CONFIG_BOUNCE_BUFFER
79#define CONFIG_CMD_EXT2
80#define CONFIG_CMD_FAT
81#define CONFIG_DOS_PARTITION
82
83/* USB Configs */
f9162b15
AB
84#define CONFIG_CMD_FAT
85#define CONFIG_USB_EHCI
86#define CONFIG_USB_EHCI_MX6
87#define CONFIG_USB_STORAGE
88#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
89#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
90#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
91#define CONFIG_MXC_USB_FLAGS 0
92#define CONFIG_USB_KEYBOARD
93#define CONFIG_SYS_USB_EVENT_POLL_VIA_CONTROL_EP
94
95#define CONFIG_CI_UDC
96#define CONFIG_USBD_HS
97#define CONFIG_USB_GADGET_DUALSPEED
98#define CONFIG_USB_GADGET
99#define CONFIG_USB_GADGET_DOWNLOAD
100#define CONFIG_CMD_USB_MASS_STORAGE
101#define CONFIG_USB_GADGET_MASS_STORAGE
102#define CONFIG_USB_FUNCTION_MASS_STORAGE
103#define CONFIG_USB_GADGET_VBUS_DRAW 2
104#define CONFIG_G_DNL_VENDOR_NUM 0x0525
105#define CONFIG_G_DNL_PRODUCT_NUM 0xa4a5
106#define CONFIG_G_DNL_MANUFACTURER "Advantech"
107
108/* Networking Configs */
f9162b15
AB
109#define CONFIG_CMD_MII
110#define CONFIG_FEC_MXC
111#define CONFIG_MII
112#define IMX_FEC_BASE ENET_BASE_ADDR
113#define CONFIG_FEC_XCV_TYPE RGMII
114#define CONFIG_ETHPRIME "FEC"
115#define CONFIG_FEC_MXC_PHYADDR 4
116#define CONFIG_PHYLIB
117#define CONFIG_PHY_ATHEROS
118
119/* Serial Flash */
f9162b15
AB
120#ifdef CONFIG_CMD_SF
121#define CONFIG_MXC_SPI
122#define CONFIG_SF_DEFAULT_BUS 0
123#define CONFIG_SF_DEFAULT_CS 0
124#define CONFIG_SF_DEFAULT_SPEED 20000000
125#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
126#endif
127
128/* allow to overwrite serial and ethaddr */
129#define CONFIG_ENV_OVERWRITE
130#define CONFIG_CONS_INDEX 1
131#define CONFIG_BAUDRATE 115200
132
133/* Command definition */
134#define CONFIG_CMD_BMODE
135#define CONFIG_CMD_BOOTZ
f9162b15
AB
136
137#define CONFIG_LOADADDR 0x12000000
138#define CONFIG_SYS_TEXT_BASE 0x17800000
139
140#define CONFIG_EXTRA_ENV_SETTINGS \
141 "script=boot.scr\0" \
142 "image=/boot/uImage\0" \
143 "uboot=u-boot.imx\0" \
144 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
145 "fdt_addr=0x18000000\0" \
146 "boot_fdt=yes\0" \
147 "ip_dyn=yes\0" \
148 "console=" CONFIG_CONSOLE_DEV "\0" \
149 "fdt_high=0xffffffff\0" \
150 "initrd_high=0xffffffff\0" \
151 "sddev=0\0" \
152 "emmcdev=1\0" \
153 "partnum=1\0" \
154 "update_sd_firmware=" \
155 "if test ${ip_dyn} = yes; then " \
156 "setenv get_cmd dhcp; " \
157 "else " \
158 "setenv get_cmd tftp; " \
159 "fi; " \
160 "if mmc dev ${mmcdev}; then " \
161 "if ${get_cmd} ${update_sd_firmware_filename}; then " \
162 "setexpr fw_sz ${filesize} / 0x200; " \
163 "setexpr fw_sz ${fw_sz} + 1; " \
164 "mmc write ${loadaddr} 0x2 ${fw_sz}; " \
165 "fi; " \
166 "fi\0" \
167 "update_sf_uboot=" \
168 "if tftp $loadaddr $uboot; then " \
169 "sf probe; " \
170 "sf erase 0 0xC0000; " \
171 "sf write $loadaddr 0x400 $filesize; " \
172 "echo 'U-Boot upgraded. Please reset'; " \
173 "fi\0" \
174 "setargs=setenv bootargs console=${console},${baudrate} " \
175 "root=/dev/${rootdev} rw rootwait cma=128M\0" \
176 "loadbootscript=" \
177 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${script};\0" \
178 "bootscript=echo Running bootscript from ${dev}:${devnum}:${partnum};" \
179 " source\0" \
180 "loadimage=" \
181 "ext2load ${dev} ${devnum}:${partnum} ${loadaddr} ${image}\0" \
182 "loadfdt=ext2load ${dev} ${devnum}:${partnum} ${fdt_addr} ${fdt_file}\0" \
183 "tryboot=" \
184 "if run loadbootscript; then " \
185 "run bootscript; " \
186 "else " \
187 "if run loadimage; then " \
188 "run doboot; " \
189 "fi; " \
190 "fi;\0" \
191 "doboot=echo Booting from ${dev}:${devnum}:${partnum} ...; " \
192 "run setargs; " \
193 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
194 "if run loadfdt; then " \
195 "bootm ${loadaddr} - ${fdt_addr}; " \
196 "else " \
197 "if test ${boot_fdt} = try; then " \
198 "bootm; " \
199 "else " \
200 "echo WARN: Cannot load the DT; " \
201 "fi; " \
202 "fi; " \
203 "else " \
204 "bootm; " \
205 "fi;\0" \
206 "netargs=setenv bootargs console=${console},${baudrate} " \
207 "root=/dev/nfs " \
208 "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \
209 "netboot=echo Booting from net ...; " \
210 "run netargs; " \
211 "if test ${ip_dyn} = yes; then " \
212 "setenv get_cmd dhcp; " \
213 "else " \
214 "setenv get_cmd tftp; " \
215 "fi; " \
216 "${get_cmd} ${image}; " \
217 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
218 "if ${get_cmd} ${fdt_addr} ${fdt_file}; then " \
219 "bootm ${loadaddr} - ${fdt_addr}; " \
220 "else " \
221 "if test ${boot_fdt} = try; then " \
222 "bootm; " \
223 "else " \
224 "echo WARN: Cannot load the DT; " \
225 "fi; " \
226 "fi; " \
227 "else " \
228 "bootm; " \
229 "fi;\0" \
230
231#define CONFIG_BOOTCOMMAND \
232 "usb start; " \
233 "setenv dev usb; " \
234 "setenv devnum 0; " \
235 "setenv rootdev sda1; " \
236 "run tryboot; " \
237 \
238 "setenv dev mmc; " \
239 "setenv rootdev mmcblk0p1; " \
240 \
241 "setenv devnum ${sddev}; " \
242 "if mmc dev ${devnum}; then " \
243 "run tryboot; " \
244 "setenv rootdev mmcblk1p1; " \
245 "fi; " \
246 \
247 "setenv devnum ${emmcdev}; " \
248 "if mmc dev ${devnum}; then " \
249 "run tryboot; " \
250 "fi; " \
251 \
252 "bmode usb; " \
253
254#define CONFIG_ARP_TIMEOUT 200UL
255
256/* Miscellaneous configurable options */
257#define CONFIG_SYS_LONGHELP
f9162b15
AB
258#define CONFIG_AUTO_COMPLETE
259
260/* Print Buffer Size */
261#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
262#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
263
264#define CONFIG_SYS_MEMTEST_START 0x10000000
265#define CONFIG_SYS_MEMTEST_END 0x10010000
266#define CONFIG_SYS_MEMTEST_SCRATCH 0x10800000
267
268#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
269
270#define CONFIG_CMDLINE_EDITING
271#define CONFIG_STACKSIZE (128 * 1024)
272
273/* Physical Memory Map */
274#define CONFIG_NR_DRAM_BANKS 1
275#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
276
277#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
278#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
279#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
280
281#define CONFIG_SYS_INIT_SP_OFFSET \
282 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
283#define CONFIG_SYS_INIT_SP_ADDR \
284 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
285
286/* FLASH and environment organization */
287#define CONFIG_SYS_NO_FLASH
288
289#define CONFIG_ENV_IS_IN_SPI_FLASH
290#define CONFIG_ENV_SIZE (8 * 1024)
291#define CONFIG_ENV_OFFSET (768 * 1024)
292#define CONFIG_ENV_SECT_SIZE (64 * 1024)
293#define CONFIG_ENV_SPI_BUS CONFIG_SF_DEFAULT_BUS
294#define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS
295#define CONFIG_ENV_SPI_MODE CONFIG_SF_DEFAULT_MODE
296#define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED
297
f9162b15
AB
298#ifndef CONFIG_SYS_DCACHE_OFF
299#define CONFIG_CMD_CACHE
300#endif
301
302#define CONFIG_SYS_FSL_USDHC_NUM 3
303
304/* Framebuffer */
305#define CONFIG_VIDEO
306#define CONFIG_VIDEO_IPUV3
307#define CONFIG_CFB_CONSOLE
308#define CONFIG_VGA_AS_SINGLE_DEVICE
309#define CONFIG_SYS_CONSOLE_IS_IN_ENV
310#define CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE
311#define CONFIG_VIDEO_BMP_RLE8
312#define CONFIG_SPLASH_SCREEN
313#define CONFIG_SPLASH_SCREEN_ALIGN
314#define CONFIG_BMP_16BPP
315#define CONFIG_VIDEO_LOGO
316#define CONFIG_VIDEO_BMP_LOGO
317#define CONFIG_IPUV3_CLK 260000000
318#define CONFIG_IMX_HDMI
319#define CONFIG_IMX_VIDEO_SKIP
320
54971ac6
AB
321#define CONFIG_PWM_IMX
322#define CONFIG_IMX6_PWM_PER_CLK 66000000
323
f9162b15
AB
324#undef CONFIG_CMD_PCI
325#ifdef CONFIG_CMD_PCI
326#define CONFIG_PCI
327#define CONFIG_PCI_PNP
328#define CONFIG_PCI_SCAN_SHOW
329#define CONFIG_PCIE_IMX
330#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
331#define CONFIG_PCIE_IMX_POWER_GPIO IMX_GPIO_NR(1, 5)
332#endif
333
334/* I2C Configs */
f9162b15
AB
335#define CONFIG_SYS_I2C
336#define CONFIG_SYS_I2C_MXC
337#define CONFIG_SYS_I2C_SPEED 100000
338#define CONFIG_SYS_I2C_MXC_I2C1
339#define CONFIG_SYS_I2C_MXC_I2C2
340#define CONFIG_SYS_I2C_MXC_I2C3
341
342#endif /* __GE_BX50V3_CONFIG_H */