]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/gr_cpci_ax2000.h
Kconfig: Migrate CONFIG_BAUDRATE
[people/ms/u-boot.git] / include / configs / gr_cpci_ax2000.h
CommitLineData
6ed8a43a
DH
1/* Configuration header file for Gaisler GR-CPCI-AX2000
2 * AX board. Note that since the AX is removable the configuration
3 * for this board must be edited below.
4 *
5 * (C) Copyright 2003-2005
6 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
7 *
8 * (C) Copyright 2008
9 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
10 *
3765b3e7 11 * SPDX-License-Identifier: GPL-2.0+
6ed8a43a
DH
12 */
13
14#ifndef __CONFIG_H__
15#define __CONFIG_H__
16
17/*
18 * High Level Configuration Options
19 * (easy to change)
20 */
21
6ed8a43a
DH
22#define CONFIG_CPCI_AX2000 1 /* ... on GR-CPCI-AX2000 board */
23
24#define CONFIG_LEON_RAM_SRAM 1
25#define CONFIG_LEON_RAM_SDRAM 2
26#define CONFIG_LEON_RAM_SDRAM_NOSRAM 3
27
28/* Select Memory to run from
29 *
30 * SRAM - UBoot is run in SRAM, SRAM-0x40000000, SDRAM-0x60000000
31 * SDRAM - UBoot is run in SDRAM, SRAM-0x40000000 and SDRAM-0x60000000
32 * SDRAM_NOSRAM - UBoot is run in SDRAM, SRAM not available, SDRAM at 0x40000000
33 *
34 * Note, if Linux is to be used, SDRAM or SDRAM_NOSRAM is required since
35 * it doesn't fit into the 4Mb SRAM.
36 *
37 * SRAM is default since it will work for all systems, however will not
38 * be able to boot linux.
39 */
40#define CONFIG_LEON_RAM_SELECT CONFIG_LEON_RAM_SRAM
41
42/* CPU / AMBA BUS configuration */
53677ef1 43#define CONFIG_SYS_CLK_FREQ 20000000 /* 20MHz */
6ed8a43a 44
6ed8a43a
DH
45/*
46 * Serial console configuration
47 */
6d0f6bcf 48#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
6ed8a43a
DH
49
50/* Partitions */
6ed8a43a
DH
51
52/*
53 * Supported commands
54 */
6ed8a43a 55#define CONFIG_CMD_REGINFO
6ed8a43a
DH
56#define CONFIG_CMD_DIAG
57#define CONFIG_CMD_IRQ
58
59/*
60 * Autobooting
61 */
6ed8a43a
DH
62
63#define CONFIG_PREBOOT "echo;" \
64 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
65 "echo"
66
67#undef CONFIG_BOOTARGS
68
69#define CONFIG_EXTRA_ENV_SETTINGS_BASE \
70 "netdev=eth0\0" \
71 "nfsargs=setenv bootargs console=ttyS0,38400 root=/dev/nfs rw " \
72 "nfsroot=${serverip}:${rootpath}\0" \
73 "ramargs=setenv bootargs console=ttyS0,${baudrate} root=/dev/ram rw\0" \
74 "addip=setenv bootargs ${bootargs} " \
75 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
76 ":${hostname}:${netdev}:off panic=1\0" \
77 "flash_nfs=run nfsargs addip;" \
78 "bootm ${kernel_addr}\0" \
79 "flash_self=run ramargs addip;" \
80 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
3a2b9f28 81 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
6ed8a43a
DH
82 "bootargs=console=ttyS0,38400 root=/dev/nfs rw nfsroot=192.168.0.20:/export/rootfs ip=192.168.0.206:192.168.0.20:192.168.0.1:255.255.255.0:ax2000:eth0\0"
83
84#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SRAM
85#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
86 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
87 "scratch=40200000\0" \
88 ""
89#elif CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM
90#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
91 "net_nfs=tftp 60000000 ${bootfile};run nfsargs addip;bootm\0" \
92 "scratch=60800000\0" \
93 ""
94#else
95/* More than 4Mb is assumed when running from SDRAM */
96#define CONFIG_EXTRA_ENV_SETTINGS_SELECT \
97 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
98 "scratch=40800000\0" \
99 ""
100#endif
101
102#define CONFIG_EXTRA_ENV_SETTINGS CONFIG_EXTRA_ENV_SETTINGS_BASE CONFIG_EXTRA_ENV_SETTINGS_SELECT
103
104#define CONFIG_NETMASK 255.255.255.0
105#define CONFIG_GATEWAYIP 192.168.0.1
106#define CONFIG_SERVERIP 192.168.0.20
107#define CONFIG_IPADDR 192.168.0.206
8b3637c6 108#define CONFIG_ROOTPATH "/export/rootfs"
6ed8a43a 109#define CONFIG_HOSTNAME ax2000
b3f44c21 110#define CONFIG_BOOTFILE "/uImage"
6ed8a43a
DH
111
112#define CONFIG_BOOTCOMMAND "run flash_self"
113
114/* Memory MAP
115 *
116 * Flash:
117 * |--------------------------------|
118 * | 0x00000000 Text & Data & BSS | *
119 * | for Monitor | *
120 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
121 * | UNUSED / Growth | * 256kb
122 * |--------------------------------|
123 * | 0x00050000 Base custom area | *
124 * | kernel / FS | *
125 * | | * Rest of Flash
126 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
127 * | END-0x00008000 Environment | * 32kb
128 * |--------------------------------|
129 *
130 *
131 *
132 * Main Memory (4Mb SRAM or XMb SDRAM):
133 * |--------------------------------|
134 * | UNUSED / scratch area |
135 * | |
136 * | |
137 * | |
138 * | |
139 * |--------------------------------|
140 * | Monitor .Text / .DATA / .BSS | * 256kb
141 * | Relocated! | *
142 * |--------------------------------|
143 * | Monitor Malloc | * 128kb (contains relocated environment)
144 * |--------------------------------|
145 * | Monitor/kernel STACK | * 64kb
146 * |--------------------------------|
147 * | Page Table for MMU systems | * 2k
148 * |--------------------------------|
149 * | PROM Code accessed from Linux | * 6kb-128b
150 * |--------------------------------|
151 * | Global data (avail from kernel)| * 128b
152 * |--------------------------------|
153 *
154 */
155
156/*
157 * Flash configuration (8,16 or 32 MB)
158 * TEXT base always at 0xFFF00000
159 * ENV_ADDR always at 0xFFF40000
160 * FLASH_BASE at 0xFC000000 for 64 MB
161 * 0xFE000000 for 32 MB
162 * 0xFF000000 for 16 MB
163 * 0xFF800000 for 8 MB
164 */
6d0f6bcf
JCPV
165#define CONFIG_SYS_FLASH_BASE 0x00000000
166#define CONFIG_SYS_FLASH_SIZE 0x00800000
6ed8a43a
DH
167
168#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
6d0f6bcf
JCPV
169#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
170#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
6ed8a43a 171
6d0f6bcf
JCPV
172#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
173#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
174#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
175#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
176#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
6ed8a43a
DH
177
178/*** CFI CONFIG ***/
6d0f6bcf 179#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
00b1883a 180#define CONFIG_FLASH_CFI_DRIVER
6d0f6bcf 181#define CONFIG_SYS_FLASH_CFI
6ed8a43a 182/* Bypass cache when reading regs from flash memory */
6d0f6bcf 183#define CONFIG_SYS_FLASH_CFI_BYPASS_READ
6ed8a43a 184/* Buffered writes (32byte/go) instead of single accesses */
6d0f6bcf 185#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE
6ed8a43a
DH
186
187/*
188 * Environment settings
189 */
93f6d725 190/*#define CONFIG_ENV_IS_NOWHERE 1*/
5a1aceb0 191#define CONFIG_ENV_IS_IN_FLASH 1
0e8d1586
JCPV
192/* CONFIG_ENV_ADDR need to be at sector boundary */
193#define CONFIG_ENV_SIZE 0x8000
194#define CONFIG_ENV_SECT_SIZE 0x20000
6d0f6bcf 195#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SECT_SIZE)
6ed8a43a
DH
196#define CONFIG_ENV_OVERWRITE 1
197
198/*
199 * Memory map
200 *
201 * Always 4Mb SRAM available
202 * SDRAM module may be available on 0x60000000, SDRAM
203 * is configured as if a 128Mb SDRAM module is available.
204 */
205
206#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
6d0f6bcf 207#define CONFIG_SYS_SDRAM_BASE 0x40000000
6ed8a43a 208#else
6d0f6bcf 209#define CONFIG_SYS_SDRAM_BASE 0x60000000
6ed8a43a
DH
210#endif
211
6d0f6bcf
JCPV
212#define CONFIG_SYS_SDRAM_SIZE 0x08000000
213#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE+CONFIG_SYS_SDRAM_SIZE)
6ed8a43a
DH
214
215/* 4Mb SRAM available */
216#if CONFIG_LEON_RAM_SELECT != CONFIG_LEON_RAM_SDRAM_NOSRAM
6d0f6bcf
JCPV
217#define CONFIG_SYS_SRAM_BASE 0x40000000
218#define CONFIG_SYS_SRAM_SIZE 0x400000
219#define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE+CONFIG_SYS_SRAM_SIZE)
6ed8a43a
DH
220#endif
221
222/* Select RAM used to run U-BOOT from... */
223#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SRAM
6d0f6bcf
JCPV
224#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SRAM_BASE
225#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SRAM_SIZE
226#define CONFIG_SYS_RAM_END CONFIG_SYS_SRAM_END
6ed8a43a 227#else
6d0f6bcf
JCPV
228#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
229#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
230#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
6ed8a43a
DH
231#endif
232
25ddd1fb 233#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
6ed8a43a 234
25ddd1fb 235#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
6d0f6bcf 236#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
6ed8a43a 237
6d0f6bcf
JCPV
238#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
239#define CONFIG_SYS_STACK_SIZE (0x10000-32)
6ed8a43a 240
14d0a02a 241#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
6d0f6bcf
JCPV
242#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
243# define CONFIG_SYS_RAMBOOT 1
6ed8a43a
DH
244#endif
245
6d0f6bcf
JCPV
246#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
247#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
248#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
6ed8a43a 249
6d0f6bcf
JCPV
250#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
251#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
6ed8a43a
DH
252
253/* relocated monitor area */
6d0f6bcf
JCPV
254#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
255#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
6ed8a43a
DH
256
257/* make un relocated address from relocated address */
14d0a02a 258#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
6ed8a43a
DH
259
260/*
261 * Ethernet configuration uses on board SMC91C111
262 */
7194ab80 263#define CONFIG_SMC91111 1
6ed8a43a
DH
264#define CONFIG_SMC91111_BASE 0x20000300 /* chip select 3 */
265#define CONFIG_SMC_USE_32_BIT 1 /* 32 bit bus */
266#undef CONFIG_SMC_91111_EXT_PHY /* we use internal phy */
267/*#define CONFIG_SHOW_ACTIVITY*/
268#define CONFIG_NET_RETRY_COUNT 10 /* # of retries */
269
6ed8a43a
DH
270#define CONFIG_PHY_ADDR 0x00
271
272/*
273 * Miscellaneous configurable options
274 */
6d0f6bcf 275#define CONFIG_SYS_LONGHELP /* undef to save memory */
6ed8a43a 276#if defined(CONFIG_CMD_KGDB)
6d0f6bcf 277#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
6ed8a43a 278#else
6d0f6bcf 279#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
6ed8a43a 280#endif
6d0f6bcf
JCPV
281#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
282#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
283#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
6ed8a43a 284
6d0f6bcf
JCPV
285#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
286#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
6ed8a43a 287
6d0f6bcf 288#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
6ed8a43a 289
6ed8a43a
DH
290/*
291 * Various low-level settings
292 */
293
294/*-----------------------------------------------------------------------
295 * USB stuff
296 *-----------------------------------------------------------------------
297 */
298#define CONFIG_USB_CLOCK 0x0001BBBB
299#define CONFIG_USB_CONFIG 0x00005000
300
301/***** Gaisler GRLIB IP-Cores Config ********/
302
6d0f6bcf 303#define CONFIG_SYS_GRLIB_SDRAM 0
6ed8a43a 304
cff009ed
DH
305/* No SDRAM Configuration */
306#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
307
6ed8a43a
DH
308/* See, GRLIB Docs (grip.pdf) on how to set up
309 * These the memory controller registers.
310 */
cff009ed
DH
311#define CONFIG_SYS_GRLIB_ESA_MCTRL1
312#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x10f800ff | (1<<11))
6ed8a43a 313#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
cff009ed 314#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
6ed8a43a 315#else
cff009ed 316#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82205260
6ed8a43a 317#endif
cff009ed 318#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x0809a000
6ed8a43a 319
cff009ed
DH
320/* GRLIB FT-MCTRL configuration */
321#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
322#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x10f800ff | (1<<11))
6ed8a43a 323#if CONFIG_LEON_RAM_SELECT == CONFIG_LEON_RAM_SDRAM_NOSRAM
cff009ed 324#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
6ed8a43a 325#else
cff009ed 326#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82205260
6ed8a43a 327#endif
cff009ed 328#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x0809a000
6ed8a43a
DH
329
330/* no DDR controller */
cff009ed 331#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
6ed8a43a
DH
332
333/* no DDR2 Controller */
cff009ed 334#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
6ed8a43a 335
6ed8a43a
DH
336/* default kernel command line */
337#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
338
339#endif /* __CONFIG_H */