]>
Commit | Line | Data |
---|---|---|
823edd8a DH |
1 | /* Configuration header file for LEON3 GRSIM, trying to be similar |
2 | * to Gaisler's GR-XC3S-1500 board. | |
3 | * | |
4 | * (C) Copyright 2003-2005 | |
5 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
6 | * | |
7 | * (C) Copyright 2007 | |
8 | * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com. | |
9 | * | |
3765b3e7 | 10 | * SPDX-License-Identifier: GPL-2.0+ |
823edd8a DH |
11 | */ |
12 | ||
13 | #ifndef __CONFIG_H__ | |
14 | #define __CONFIG_H__ | |
15 | ||
a62bba15 | 16 | #define CONFIG_SYS_GENERIC_BOARD |
4c547754 | 17 | #define CONFIG_DISPLAY_BOARDINFO |
a62bba15 | 18 | |
823edd8a DH |
19 | /* |
20 | * High Level Configuration Options | |
21 | * (easy to change) | |
22 | * | |
23 | * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1. | |
24 | * | |
b6b280ce FR |
25 | * TSIM command: |
26 | * $ tsim-leon3 -sdram 32768 -ram 4096 -rom 2048 -mmu -cas | |
823edd8a | 27 | * |
b6b280ce FR |
28 | * In the evaluation version of TSIM, the -sdram/-ram/-rom arguments are |
29 | * hard-coded to these values and need not be specified. (see below) | |
30 | * | |
31 | * Get TSIM from http://www.gaisler.com/index.php/downloads/simulators | |
823edd8a DH |
32 | */ |
33 | ||
823edd8a DH |
34 | #define CONFIG_GRSIM 0 /* ... not running on GRSIM */ |
35 | #define CONFIG_TSIM 1 /* ... running on TSIM */ | |
36 | ||
37 | /* CPU / AMBA BUS configuration */ | |
53677ef1 | 38 | #define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */ |
823edd8a | 39 | |
823edd8a DH |
40 | /* |
41 | * Serial console configuration | |
42 | */ | |
43 | #define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */ | |
6d0f6bcf | 44 | #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } |
823edd8a DH |
45 | |
46 | /* Partitions */ | |
47 | #define CONFIG_DOS_PARTITION | |
48 | #define CONFIG_MAC_PARTITION | |
49 | #define CONFIG_ISO_PARTITION | |
50 | ||
51 | /* | |
52 | * Supported commands | |
53 | */ | |
823edd8a | 54 | #define CONFIG_CMD_DIAG |
64e809af | 55 | #define CONFIG_CMD_FPGA_LOADMK |
823edd8a | 56 | #define CONFIG_CMD_IRQ |
823edd8a | 57 | #define CONFIG_CMD_REGINFO |
823edd8a DH |
58 | |
59 | /* | |
60 | * Autobooting | |
61 | */ | |
62 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
63 | ||
64 | #define CONFIG_PREBOOT "echo;" \ | |
65 | "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \ | |
66 | "echo" | |
67 | ||
68 | #undef CONFIG_BOOTARGS | |
823edd8a DH |
69 | |
70 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
71 | "netdev=eth0\0" \ | |
72 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
73 | "nfsroot=${serverip}:${rootpath}\0" \ | |
74 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
75 | "addip=setenv bootargs ${bootargs} " \ | |
76 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
77 | ":${hostname}:${netdev}:off panic=1\0" \ | |
78 | "flash_nfs=run nfsargs addip;" \ | |
79 | "bootm ${kernel_addr}\0" \ | |
80 | "flash_self=run ramargs addip;" \ | |
81 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ | |
82 | "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \ | |
83 | "rootpath=/export/roofs\0" \ | |
84 | "scratch=40000000\0" \ | |
3a2b9f28 | 85 | "getkernel=tftpboot $(scratch) $(bootfile)\0" \ |
823edd8a DH |
86 | "bootargs=console=ttyS0,38400" \ |
87 | "" | |
88 | #define CONFIG_NETMASK 255.255.255.0 | |
89 | #define CONFIG_GATEWAYIP 192.168.0.1 | |
90 | #define CONFIG_SERVERIP 192.168.0.81 | |
91 | #define CONFIG_IPADDR 192.168.0.80 | |
8b3637c6 | 92 | #define CONFIG_ROOTPATH "/export/rootfs" |
823edd8a | 93 | #define CONFIG_HOSTNAME grxc3s1500 |
b3f44c21 | 94 | #define CONFIG_BOOTFILE "/uImage" |
823edd8a DH |
95 | |
96 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
97 | ||
98 | /* Memory MAP | |
99 | * | |
100 | * Flash: | |
101 | * |--------------------------------| | |
102 | * | 0x00000000 Text & Data & BSS | * | |
103 | * | for Monitor | * | |
104 | * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| * | |
105 | * | UNUSED / Growth | * 256kb | |
106 | * |--------------------------------| | |
107 | * | 0x00050000 Base custom area | * | |
108 | * | kernel / FS | * | |
109 | * | | * Rest of Flash | |
110 | * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| | |
111 | * | END-0x00008000 Environment | * 32kb | |
112 | * |--------------------------------| | |
113 | * | |
114 | * | |
115 | * | |
116 | * Main Memory: | |
117 | * |--------------------------------| | |
118 | * | UNUSED / scratch area | | |
119 | * | | | |
120 | * | | | |
121 | * | | | |
122 | * | | | |
123 | * |--------------------------------| | |
124 | * | Monitor .Text / .DATA / .BSS | * 256kb | |
125 | * | Relocated! | * | |
126 | * |--------------------------------| | |
127 | * | Monitor Malloc | * 128kb (contains relocated environment) | |
128 | * |--------------------------------| | |
129 | * | Monitor/kernel STACK | * 64kb | |
130 | * |--------------------------------| | |
131 | * | Page Table for MMU systems | * 2k | |
132 | * |--------------------------------| | |
133 | * | PROM Code accessed from Linux | * 6kb-128b | |
134 | * |--------------------------------| | |
135 | * | Global data (avail from kernel)| * 128b | |
136 | * |--------------------------------| | |
137 | * | |
138 | */ | |
139 | ||
140 | /* | |
141 | * Flash configuration (8,16 or 32 MB) | |
142 | * TEXT base always at 0xFFF00000 | |
143 | * ENV_ADDR always at 0xFFF40000 | |
144 | * FLASH_BASE at 0xFC000000 for 64 MB | |
145 | * 0xFE000000 for 32 MB | |
146 | * 0xFF000000 for 16 MB | |
147 | * 0xFF800000 for 8 MB | |
148 | */ | |
6d0f6bcf JCPV |
149 | #define CONFIG_SYS_NO_FLASH 1 |
150 | #define CONFIG_SYS_FLASH_BASE 0x00000000 | |
151 | #define CONFIG_SYS_FLASH_SIZE 0x00800000 | |
0e8d1586 | 152 | #define CONFIG_ENV_SIZE 0x8000 |
823edd8a | 153 | |
6d0f6bcf | 154 | #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE) |
823edd8a DH |
155 | |
156 | #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */ | |
6d0f6bcf JCPV |
157 | #define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */ |
158 | #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */ | |
823edd8a | 159 | |
6d0f6bcf JCPV |
160 | #define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */ |
161 | #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */ | |
162 | #define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */ | |
163 | #define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */ | |
823edd8a DH |
164 | |
165 | #ifdef ENABLE_FLASH_SUPPORT | |
166 | /* For use with grsim FLASH emulation extension */ | |
6d0f6bcf | 167 | #define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */ |
823edd8a DH |
168 | |
169 | #undef CONFIG_FLASH_8BIT /* Flash is 32-bit */ | |
170 | ||
171 | /*** CFI CONFIG ***/ | |
6d0f6bcf | 172 | #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT |
00b1883a | 173 | #define CONFIG_FLASH_CFI_DRIVER |
6d0f6bcf | 174 | #define CONFIG_SYS_FLASH_CFI |
823edd8a DH |
175 | #endif |
176 | ||
177 | /* | |
178 | * Environment settings | |
179 | */ | |
93f6d725 | 180 | #define CONFIG_ENV_IS_NOWHERE 1 |
5a1aceb0 | 181 | /*#define CONFIG_ENV_IS_IN_FLASH*/ |
0e8d1586 JCPV |
182 | /*#define CONFIG_ENV_SIZE 0x8000*/ |
183 | #define CONFIG_ENV_SECT_SIZE 0x40000 | |
823edd8a DH |
184 | #define CONFIG_ENV_OVERWRITE 1 |
185 | ||
186 | /* | |
187 | * Memory map | |
188 | */ | |
b6b280ce FR |
189 | #define CONFIG_SYS_SDRAM_BASE 0x60000000 |
190 | #define CONFIG_SYS_SDRAM_SIZE 0x02000000 /* 32MiB SDRAM */ | |
191 | #define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE) | |
823edd8a | 192 | |
b6b280ce FR |
193 | #define CONFIG_SYS_SRAM_BASE 0x40000000 |
194 | #define CONFIG_SYS_SRAM_SIZE 0x00400000 /* 4MiB SRAM */ | |
195 | #define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE + CONFIG_SYS_SRAM_SIZE) | |
823edd8a DH |
196 | |
197 | /* Always Run U-Boot from SDRAM */ | |
b6b280ce FR |
198 | #define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE |
199 | #define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE | |
200 | #define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END | |
823edd8a | 201 | |
25ddd1fb | 202 | #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE) |
823edd8a | 203 | |
25ddd1fb | 204 | #define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE) |
6d0f6bcf | 205 | #define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE) |
823edd8a | 206 | |
6d0f6bcf JCPV |
207 | #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32) |
208 | #define CONFIG_SYS_STACK_SIZE (0x10000-32) | |
823edd8a | 209 | |
14d0a02a | 210 | #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE |
6d0f6bcf JCPV |
211 | #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE) |
212 | # define CONFIG_SYS_RAMBOOT 1 | |
823edd8a DH |
213 | #endif |
214 | ||
6d0f6bcf JCPV |
215 | #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ |
216 | #define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */ | |
217 | #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ | |
823edd8a | 218 | |
6d0f6bcf JCPV |
219 | #define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE) |
220 | #define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN) | |
823edd8a DH |
221 | |
222 | /* relocated monitor area */ | |
6d0f6bcf JCPV |
223 | #define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE |
224 | #define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN) | |
823edd8a DH |
225 | |
226 | /* make un relocated address from relocated address */ | |
14d0a02a | 227 | #define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE)) |
823edd8a | 228 | |
b6b280ce | 229 | #ifdef CONFIG_CMD_NET |
823edd8a DH |
230 | /* |
231 | * Ethernet configuration | |
232 | */ | |
233 | #define CONFIG_GRETH 1 | |
823edd8a | 234 | |
823edd8a DH |
235 | /* |
236 | * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s | |
237 | */ | |
238 | /* #define CONFIG_GRETH_10MBIT 1 */ | |
239 | #define CONFIG_PHY_ADDR 0x00 | |
240 | ||
b6b280ce FR |
241 | #endif /* CONFIG_CMD_NET */ |
242 | ||
823edd8a DH |
243 | /* |
244 | * Miscellaneous configurable options | |
245 | */ | |
6d0f6bcf | 246 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
823edd8a | 247 | #if defined(CONFIG_CMD_KGDB) |
6d0f6bcf | 248 | #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */ |
823edd8a | 249 | #else |
6d0f6bcf | 250 | #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */ |
823edd8a | 251 | #endif |
6d0f6bcf JCPV |
252 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */ |
253 | #define CONFIG_SYS_MAXARGS 16 /* max number of command args */ | |
254 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */ | |
823edd8a | 255 | |
6d0f6bcf JCPV |
256 | #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */ |
257 | #define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ | |
823edd8a | 258 | |
6d0f6bcf | 259 | #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */ |
823edd8a | 260 | |
823edd8a DH |
261 | /***** Gaisler GRLIB IP-Cores Config ********/ |
262 | ||
6d0f6bcf | 263 | #define CONFIG_SYS_GRLIB_SDRAM 0 |
b6b280ce | 264 | |
6d0f6bcf | 265 | #define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11)) |
cff009ed DH |
266 | |
267 | /* No SDRAM Configuration */ | |
268 | #undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1 | |
269 | ||
270 | /* LEON2 MCTRL configuration */ | |
271 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1 | |
272 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11)) | |
823edd8a DH |
273 | #if CONFIG_GRSIM |
274 | /* GRSIM configuration */ | |
cff009ed | 275 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000 |
823edd8a DH |
276 | #else |
277 | /* TSIM configuration */ | |
cff009ed | 278 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x81805220 |
823edd8a | 279 | #endif |
cff009ed | 280 | #define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000 |
823edd8a | 281 | |
cff009ed DH |
282 | /* GRLIB FT-MCTRL configuration */ |
283 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1 | |
284 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11)) | |
285 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000 | |
286 | #define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000 | |
823edd8a DH |
287 | |
288 | /* no DDR controller */ | |
cff009ed | 289 | #undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1 |
823edd8a DH |
290 | |
291 | /* no DDR2 Controller */ | |
cff009ed | 292 | #undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1 |
823edd8a | 293 | |
823edd8a DH |
294 | /* default kernel command line */ |
295 | #define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0" | |
296 | ||
4c547754 | 297 | #define CONFIG_IDENT_STRING " Gaisler GRSIM" |
823edd8a | 298 | |
b6b280ce FR |
299 | /* TSIM command: |
300 | * $ ./tsim-leon3 -mmu -cas | |
301 | * | |
302 | * This TSIM evaluation version will expire 2015-04-02 | |
303 | * | |
304 | * | |
305 | * TSIM/LEON3 SPARC simulator, version 2.0.35 (evaluation version) | |
306 | * | |
307 | * Copyright (C) 2014, Aeroflex Gaisler - all rights reserved. | |
308 | * This software may only be used with a valid license. | |
309 | * For latest updates, go to http://www.gaisler.com/ | |
310 | * Comments or bug-reports to support@gaisler.com | |
311 | * | |
312 | * serial port A on stdin/stdout | |
313 | * allocated 4096 K SRAM memory, in 1 bank | |
314 | * allocated 32 M SDRAM memory, in 1 bank | |
315 | * allocated 2048 K ROM memory | |
316 | * icache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total) | |
317 | * dcache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total) | |
318 | * tsim> leon | |
319 | * 0x80000000 Memory configuration register 1 0x000002ff | |
320 | * 0x80000004 Memory configuration register 2 0x81805220 | |
321 | * 0x80000008 Memory configuration register 3 0x00000000 | |
322 | */ | |
323 | ||
823edd8a | 324 | #endif /* __CONFIG_H */ |