]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/imx6qdl_icore_rqs.h
Merge git://www.denx.de/git/u-boot-marvell
[people/ms/u-boot.git] / include / configs / imx6qdl_icore_rqs.h
CommitLineData
871ec6da
JT
1/*
2 * Copyright (C) 2016 Amarula Solutions B.V.
3 * Copyright (C) 2016 Engicam S.r.l.
4 *
5 * Configuration settings for the Engicam i.CoreM6 QDL RQS Starter Kits.
6 *
7 * SPDX-License-Identifier: GPL-2.0+
8 */
9
10#ifndef __IMX6QLD_ICORE_RQS_CONFIG_H
11#define __IMX6QLD_ICORE_RQS_CONFIG_H
12
13#include <linux/sizes.h>
14#include "mx6_common.h"
15
16/* Size of malloc() pool */
17#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
18
19/* Total Size of Environment Sector */
20#define CONFIG_ENV_SIZE SZ_128K
21
22/* Allow to overwrite serial and ethaddr */
23#define CONFIG_ENV_OVERWRITE
24
25/* Environment */
26#ifndef CONFIG_ENV_IS_NOWHERE
27/* Environment in MMC */
28# if defined(CONFIG_ENV_IS_IN_MMC)
29# define CONFIG_ENV_OFFSET 0x100000
30# endif
31#endif
32
33/* Default environment */
34#define CONFIG_EXTRA_ENV_SETTINGS \
35 "script=boot.scr\0" \
bfd96402 36 "image=uImage\0" \
66d1d687 37 "fit_image=fit.itb\0" \
871ec6da
JT
38 "console=ttymxc3\0" \
39 "fdt_high=0xffffffff\0" \
40 "fdt_file=" CONFIG_DEFAULT_FDT_FILE "\0" \
41 "fdt_addr=0x18000000\0" \
42 "boot_fdt=try\0" \
43 "mmcdev=0\0" \
44 "mmcpart=1\0" \
45 "mmcroot=/dev/mmcblk0p2 rootwait rw\0" \
46 "mmcautodetect=yes\0" \
47 "mmcargs=setenv bootargs console=${console},${baudrate} " \
48 "root=${mmcroot}\0" \
49 "loadbootscript=" \
50 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
51 "bootscript=echo Running bootscript from mmc ...; " \
52 "source\0" \
53 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image}\0" \
54 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
66d1d687
JT
55 "loadfit=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${fit_image}\0" \
56 "fitboot=echo Booting FIT image from mmc ...; " \
57 "run mmcargs; " \
58 "bootm ${loadaddr}\0" \
871ec6da
JT
59 "mmcboot=echo Booting from mmc ...; " \
60 "run mmcargs; " \
61 "if test ${boot_fdt} = yes || test ${boot_fdt} = try; then " \
62 "if run loadfdt; then " \
bfd96402 63 "bootm ${loadaddr} - ${fdt_addr}; " \
871ec6da
JT
64 "else " \
65 "if test ${boot_fdt} = try; then " \
bfd96402 66 "bootm; " \
871ec6da
JT
67 "else " \
68 "echo WARN: Cannot load the DT; " \
69 "fi; " \
70 "fi; " \
71 "else " \
bfd96402 72 "bootm; " \
871ec6da
JT
73 "fi\0"
74
75#define CONFIG_BOOTCOMMAND \
29005ba0
JT
76 "mmc dev ${mmcdev};" \
77 "if mmc rescan; then " \
78 "if run loadbootscript; then " \
79 "run bootscript; " \
80 "else " \
66d1d687
JT
81 "if run loadfit; then " \
82 "run fitboot; " \
83 "else " \
84 "if run loadimage; then " \
85 "run mmcboot; " \
86 "fi; " \
871ec6da 87 "fi; " \
29005ba0
JT
88 "fi; " \
89 "fi"
871ec6da
JT
90
91/* Miscellaneous configurable options */
92#define CONFIG_SYS_MEMTEST_START 0x80000000
93#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + 0x8000000)
94
95#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
96#define CONFIG_SYS_HZ 1000
97
98/* Physical Memory Map */
99#define CONFIG_NR_DRAM_BANKS 1
100#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
101
102#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
103#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
104#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
105
106#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
107 GENERATED_GBL_DATA_SIZE)
108#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
109 CONFIG_SYS_INIT_SP_OFFSET)
110
ada832f8
JT
111/* FIT */
112#ifdef CONFIG_FIT
113# define CONFIG_HASH_VERIFY
114# define CONFIG_SHA1
115# define CONFIG_SHA256
8098b8cb 116# define CONFIG_IMAGE_FORMAT_LEGACY
ada832f8
JT
117#endif
118
871ec6da
JT
119/* UART */
120#ifdef CONFIG_MXC_UART
121# define CONFIG_MXC_UART_BASE UART4_BASE
122#endif
123
124/* MMC */
125#ifdef CONFIG_FSL_USDHC
126# define CONFIG_SYS_MMC_ENV_DEV 0
127# define CONFIG_SYS_FSL_USDHC_NUM 1
128# define CONFIG_SYS_FSL_ESDHC_ADDR 0
129#endif
130
854bb75b
JT
131/* Ethernet */
132#ifdef CONFIG_FEC_MXC
133# define CONFIG_FEC_MXC_PHYADDR 3
134# define CONFIG_FEC_XCV_TYPE RGMII
135
136# define CONFIG_MII
137# define CONFIG_PHYLIB
138# define CONFIG_PHY_MICREL
139# define CONFIG_PHY_MICREL_KSZ9021
140#endif
141
871ec6da
JT
142/* SPL */
143#ifdef CONFIG_SPL
144# define CONFIG_SPL_MMC_SUPPORT
145# include "imx6_spl.h"
146# ifdef CONFIG_SPL_BUILD
147# undef CONFIG_DM_GPIO
148# undef CONFIG_DM_MMC
149# endif
150#endif
151
152#endif /* __IMX6QLD_ICORE_RQS_CONFIG_H */