]>
Commit | Line | Data |
---|---|---|
86ea5f93 WD |
1 | /* |
2 | * (C) Copyright 2006 | |
3 | * Wolfgang Denk, DENX Software Engineering, wd@denx.de. | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | #ifndef __CONFIG_H | |
25 | #define __CONFIG_H | |
26 | ||
27 | /* | |
28 | * High Level Configuration Options | |
29 | * (easy to change) | |
30 | */ | |
31 | ||
32 | #define CONFIG_MPC5200 | |
33 | #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */ | |
34 | #define CONFIG_MCC200 1 /* ... on MCC200 board */ | |
35 | ||
36 | #define CFG_MPC5XXX_CLKIN 33000000 /* ... running at 33MHz */ | |
37 | ||
38 | #define CONFIG_MISC_INIT_R | |
39 | ||
40 | #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */ | |
41 | #define BOOTFLAG_WARM 0x02 /* Software reboot */ | |
42 | ||
43 | #define CFG_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */ | |
44 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) | |
45 | # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */ | |
46 | #endif | |
47 | ||
48 | /* | |
49 | * Serial console configuration | |
87791f3b WD |
50 | * |
51 | * To select console on the one of 8 external UARTs, | |
52 | * define CONFIG_QUART_CONSOLE as 1, 2, 3, or 4 for the first Quad UART, | |
53 | * or as 5, 6, 7, or 8 for the second Quad UART. | |
463764c8 | 54 | * COM11, COM12, COM13, COM14 are located on the second Quad UART. |
87791f3b WD |
55 | * |
56 | * CONFIG_PSC_CONSOLE must be undefined in this case. | |
57 | */ | |
ed1cf845 WD |
58 | #if !defined(CONFIG_PRS200) |
59 | /* MCC200 configuration: */ | |
463764c8 WD |
60 | #ifdef CONFIG_CONSOLE_COM12 |
61 | #define CONFIG_QUART_CONSOLE 6 /* console is on UARTF of QUART2 */ | |
62 | #else | |
63 | #define CONFIG_QUART_CONSOLE 8 /* console is on UARTH of QUART2 */ | |
64 | #endif | |
ed1cf845 WD |
65 | #else |
66 | /* PRS200 configuration: */ | |
67 | #undef CONFIG_QUART_CONSOLE | |
68 | #endif /* CONFIG_PRS200 */ | |
87791f3b WD |
69 | /* |
70 | * To select console on PSC1, define CONFIG_PSC_CONSOLE as 1 | |
71 | * and undefine CONFIG_QUART_CONSOLE. | |
86ea5f93 | 72 | */ |
ed1cf845 WD |
73 | #if !defined(CONFIG_PRS200) |
74 | /* MCC200 configuration: */ | |
0fd30252 WD |
75 | #define CONFIG_SERIAL_MULTI 1 |
76 | #define CONFIG_PSC_CONSOLE 1 /* PSC1 may be COM */ | |
77 | #define CONFIG_PSC_CONSOLE2 2 /* PSC2 is PSoC */ | |
ed1cf845 WD |
78 | #else |
79 | /* PRS200 configuration: */ | |
80 | #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */ | |
81 | #endif | |
0fd30252 WD |
82 | #if defined(CONFIG_QUART_CONSOLE) && defined(CONFIG_PSC_CONSOLE) && \ |
83 | !defined(CONFIG_SERIAL_MULTI) | |
87791f3b WD |
84 | #error "Select only one console device!" |
85 | #endif | |
86ea5f93 WD |
86 | #define CONFIG_BAUDRATE 115200 |
87 | #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 } | |
88 | ||
86ea5f93 | 89 | #define CONFIG_MII 1 |
86ea5f93 | 90 | |
86ea5f93 WD |
91 | #define CONFIG_DOS_PARTITION |
92 | ||
93 | /* USB */ | |
86ea5f93 WD |
94 | #define CONFIG_USB_OHCI |
95 | #define ADD_USB_CMD CFG_CMD_USB | CFG_CMD_FAT | |
96 | #define CONFIG_USB_STORAGE | |
86ea5f93 WD |
97 | |
98 | /* | |
99 | * Supported commands | |
100 | */ | |
101 | #define CONFIG_COMMANDS (CONFIG_CMD_DFL | \ | |
86ea5f93 WD |
102 | ADD_USB_CMD | \ |
103 | CFG_CMD_BEDBUG | \ | |
86ea5f93 | 104 | CFG_CMD_FAT | \ |
5725f94a | 105 | CFG_CMD_I2C) |
86ea5f93 WD |
106 | |
107 | /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */ | |
108 | #include <cmd_confdefs.h> | |
109 | ||
110 | /* | |
111 | * Autobooting | |
112 | */ | |
113 | #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */ | |
114 | ||
115 | #define CONFIG_PREBOOT "echo;" \ | |
116 | "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \ | |
117 | "echo" | |
118 | ||
119 | #undef CONFIG_BOOTARGS | |
120 | ||
3b0ff842 WD |
121 | #define XMK_STR(x) #x |
122 | #define MK_STR(x) XMK_STR(x) | |
ed1cf845 WD |
123 | |
124 | #ifdef CONFIG_PRS200 | |
3b0ff842 WD |
125 | # define CFG__BOARDNAME "prs200" |
126 | # define CFG__LINUX_CONSOLE "ttyS0" | |
ed1cf845 | 127 | #else |
3b0ff842 WD |
128 | # define CFG__BOARDNAME "mcc200" |
129 | # define CFG__LINUX_CONSOLE "ttyEU7" | |
ed1cf845 WD |
130 | #endif |
131 | ||
132 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
86ea5f93 | 133 | "netdev=eth0\0" \ |
ed1cf845 | 134 | "hostname=" CFG__BOARDNAME "\0" \ |
86ea5f93 WD |
135 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ |
136 | "nfsroot=${serverip}:${rootpath}\0" \ | |
137 | "ramargs=setenv bootargs root=/dev/ram rw\0" \ | |
138 | "addip=setenv bootargs ${bootargs} " \ | |
139 | "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \ | |
140 | ":${hostname}:${netdev}:off panic=1\0" \ | |
113f64e0 | 141 | "addcons=setenv bootargs ${bootargs} " \ |
ed1cf845 WD |
142 | "console=${console},${baudrate}\0" \ |
143 | "flash_nfs=run nfsargs addip addcons;" \ | |
86ea5f93 | 144 | "bootm ${kernel_addr}\0" \ |
ed1cf845 | 145 | "flash_self=run ramargs addip addcons;" \ |
86ea5f93 | 146 | "bootm ${kernel_addr} ${ramdisk_addr}\0" \ |
ed1cf845 WD |
147 | "net_nfs=tftp 200000 ${bootfile};" \ |
148 | "run nfsargs addip addcons;bootm\0" \ | |
21a9cc02 | 149 | "console=" CFG__LINUX_CONSOLE "\0" \ |
82f2e33a | 150 | "rootpath=/opt/eldk/ppc_6xx\0" \ |
ed1cf845 WD |
151 | "bootfile=/tftpboot/" CFG__BOARDNAME "/uImage\0" \ |
152 | "load=tftp 200000 /tftpboot/" CFG__BOARDNAME "/u-boot.bin\0" \ | |
153 | "text_base=" MK_STR(TEXT_BASE) "\0" \ | |
154 | "update=protect off ${text_base} +${filesize};" \ | |
155 | "era ${text_base} +${filesize};" \ | |
156 | "cp.b 200000 ${text_base} ${filesize}\0" \ | |
58ad4978 | 157 | "unlock=yes\0" \ |
86ea5f93 | 158 | "" |
ed1cf845 WD |
159 | #undef MK_STR |
160 | #undef XMK_STR | |
86ea5f93 WD |
161 | |
162 | #define CONFIG_BOOTCOMMAND "run flash_self" | |
163 | ||
82f2e33a WD |
164 | #define CFG_HUSH_PARSER 1 /* use "hush" command parser */ |
165 | #define CFG_PROMPT_HUSH_PS2 "> " | |
166 | ||
86ea5f93 WD |
167 | /* |
168 | * IPB Bus clocking configuration. | |
169 | */ | |
82f2e33a | 170 | #define CFG_IPBSPEED_133 /* define for 133MHz speed */ |
86ea5f93 | 171 | |
86ea5f93 WD |
172 | /* |
173 | * I2C configuration | |
174 | */ | |
175 | #define CONFIG_HARD_I2C 1 /* I2C with hardware support */ | |
5725f94a | 176 | #define CFG_I2C_MODULE 1 /* Select I2C module #1 or #2 */ |
86ea5f93 WD |
177 | |
178 | #define CFG_I2C_SPEED 100000 /* 100 kHz */ | |
179 | #define CFG_I2C_SLAVE 0x7F | |
180 | ||
86ea5f93 WD |
181 | /* |
182 | * Flash configuration (8,16 or 32 MB) | |
183 | * TEXT base always at 0xFFF00000 | |
184 | * ENV_ADDR always at 0xFFF40000 | |
58ad4978 SR |
185 | * FLASH_BASE at 0xFC000000 for 64 MB (only 32MB are supported, not enough addr lines!!!) |
186 | * 0xFE000000 for 32 MB | |
86ea5f93 WD |
187 | * 0xFF000000 for 16 MB |
188 | * 0xFF800000 for 8 MB | |
189 | */ | |
58ad4978 SR |
190 | #define CFG_FLASH_BASE 0xfc000000 |
191 | #define CFG_FLASH_SIZE 0x04000000 | |
86ea5f93 | 192 | |
58ad4978 SR |
193 | #define CFG_FLASH_CFI /* The flash is CFI compatible */ |
194 | #define CFG_FLASH_CFI_DRIVER /* Use common CFI driver */ | |
86ea5f93 | 195 | |
58ad4978 | 196 | #define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE } |
86ea5f93 | 197 | |
58ad4978 SR |
198 | #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */ |
199 | #define CFG_MAX_FLASH_SECT 512 /* max number of sectors on one chip */ | |
86ea5f93 | 200 | |
58ad4978 SR |
201 | #define CFG_FLASH_USE_BUFFER_WRITE 1 /* use buffered writes (20x faster) */ |
202 | #define CFG_FLASH_PROTECTION 1 /* hardware flash protection */ | |
86ea5f93 | 203 | |
58ad4978 SR |
204 | #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */ |
205 | #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */ | |
86ea5f93 | 206 | |
58ad4978 SR |
207 | #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */ |
208 | #define CFG_FLASH_QUIET_TEST 1 /* don't warn upon unknown flash */ | |
209 | ||
210 | #define CFG_ENV_IS_IN_FLASH 1 /* use FLASH for environment vars */ | |
211 | ||
212 | #define CFG_ENV_SECT_SIZE 0x40000 /* size of one complete sector */ | |
213 | #define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN) | |
214 | #define CFG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */ | |
215 | ||
216 | /* Address and size of Redundant Environment Sector */ | |
217 | #define CFG_ENV_ADDR_REDUND (CFG_ENV_ADDR + CFG_ENV_SECT_SIZE) | |
218 | #define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE) | |
219 | ||
220 | #define CONFIG_ENV_OVERWRITE 1 /* allow modification of vendor params */ | |
86ea5f93 | 221 | |
f149d864 WD |
222 | #if TEXT_BASE == CFG_FLASH_BASE |
223 | #define CFG_LOWBOOT 1 | |
224 | #endif | |
225 | ||
86ea5f93 WD |
226 | /* |
227 | * Memory map | |
228 | */ | |
229 | #define CFG_MBAR 0xf0000000 | |
230 | #define CFG_SDRAM_BASE 0x00000000 | |
231 | #define CFG_DEFAULT_MBAR 0x80000000 | |
232 | ||
233 | /* Use SRAM until RAM will be available */ | |
234 | #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM | |
235 | #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */ | |
236 | ||
237 | ||
238 | #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */ | |
239 | #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) | |
240 | #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET | |
241 | ||
242 | #define CFG_MONITOR_BASE TEXT_BASE | |
243 | #if (CFG_MONITOR_BASE < CFG_FLASH_BASE) | |
244 | # define CFG_RAMBOOT 1 | |
245 | #endif | |
246 | ||
247 | #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */ | |
58ad4978 | 248 | #define CFG_MALLOC_LEN (512 << 10) /* Reserve 512 kB for malloc() */ |
86ea5f93 WD |
249 | #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */ |
250 | ||
251 | /* | |
252 | * Ethernet configuration | |
253 | */ | |
254 | #define CONFIG_MPC5xxx_FEC 1 | |
255 | /* | |
256 | * Define CONFIG_FEC_10MBIT to force FEC at 10Mb | |
257 | */ | |
258 | /* #define CONFIG_FEC_10MBIT 1 */ | |
58ad4978 | 259 | #define CONFIG_PHY_ADDR 1 |
86ea5f93 WD |
260 | |
261 | /* | |
262 | * GPIO configuration | |
263 | */ | |
bfc81252 WD |
264 | /* 0x10000004 = 32MB SDRAM */ |
265 | /* 0x90000004 = 64MB SDRAM */ | |
5725f94a | 266 | #define CFG_GPS_PORT_CONFIG 0x00000004 |
86ea5f93 WD |
267 | |
268 | /* | |
269 | * Miscellaneous configurable options | |
270 | */ | |
271 | #define CFG_LONGHELP /* undef to save memory */ | |
272 | #define CFG_PROMPT "=> " /* Monitor Command Prompt */ | |
273 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) | |
274 | #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */ | |
275 | #else | |
276 | #define CFG_CBSIZE 256 /* Console I/O Buffer Size */ | |
277 | #endif | |
278 | #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */ | |
279 | #define CFG_MAXARGS 16 /* max number of command args */ | |
280 | #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */ | |
281 | ||
282 | #define CFG_MEMTEST_START 0x00100000 /* memtest works on */ | |
283 | #define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */ | |
284 | ||
285 | #define CFG_LOAD_ADDR 0x100000 /* default load address */ | |
286 | ||
287 | #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */ | |
288 | ||
289 | /* | |
290 | * Various low-level settings | |
291 | */ | |
86ea5f93 WD |
292 | #define CFG_HID0_INIT HID0_ICE | HID0_ICFI |
293 | #define CFG_HID0_FINAL HID0_ICE | |
86ea5f93 | 294 | |
86ea5f93 WD |
295 | #define CFG_BOOTCS_START CFG_FLASH_BASE |
296 | #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE | |
297 | #define CFG_BOOTCS_CFG 0x0004fb00 | |
298 | #define CFG_CS0_START CFG_FLASH_BASE | |
299 | #define CFG_CS0_SIZE CFG_FLASH_SIZE | |
86ea5f93 | 300 | |
05d8dce9 WD |
301 | /* Quad UART @0x80000000 (MBAR is relocated to 0xF0000000) */ |
302 | #define CFG_CS2_START 0x80000000 | |
303 | #define CFG_CS2_SIZE 0x00001000 | |
b81a4630 | 304 | #define CFG_CS2_CFG 0x1d300 |
05d8dce9 | 305 | |
a874c8c6 WD |
306 | /* Second Quad UART @0x80010000 */ |
307 | #define CFG_CS1_START 0x80010000 | |
308 | #define CFG_CS1_SIZE 0x00001000 | |
309 | #define CFG_CS1_CFG 0x1d300 | |
310 | ||
87791f3b WD |
311 | /* |
312 | * Select one of quarts as a default | |
313 | * console. If undefined - PSC console | |
314 | * wil be default | |
315 | */ | |
86ea5f93 WD |
316 | #define CFG_CS_BURST 0x00000000 |
317 | #define CFG_CS_DEADCYCLE 0x33333333 | |
318 | ||
319 | #define CFG_RESET_ADDRESS 0xff000000 | |
320 | ||
87791f3b WD |
321 | /* |
322 | * QUART Expanders support | |
323 | */ | |
324 | #if defined(CONFIG_QUART_CONSOLE) | |
325 | /* | |
326 | * We'll use NS16550 chip routines, | |
327 | */ | |
328 | #define CFG_NS16550 1 | |
329 | #define CFG_NS16550_SERIAL 1 | |
330 | #define CONFIG_CONS_INDEX 1 | |
331 | /* | |
332 | * To achieve necessary offset on SC16C554 | |
333 | * A0-A2 (register select) pins with NS16550 | |
334 | * functions (in struct NS16550), REG_SIZE | |
335 | * should be 4, because A0-A2 pins are connected | |
336 | * to DA2-DA4 address bus lines. | |
337 | */ | |
338 | #define CFG_NS16550_REG_SIZE 4 | |
339 | /* | |
340 | * LocalPlus Bus already inited in cpu_init_f(), | |
341 | * so can work with QUART's chip selects. | |
342 | * One of four SC16C554 UARTs is selected with | |
343 | * A3-A4 (DA5-DA6) lines. | |
344 | */ | |
ed1cf845 | 345 | #if (CONFIG_QUART_CONSOLE > 0) && (CONFIG_QUART_CONSOLE < 5) && !defined(CONFIG_PRS200) |
87791f3b WD |
346 | #define CFG_NS16550_COM1 (CFG_CS2_START | (CONFIG_QUART_CONSOLE - 1)<<5) |
347 | #elif (CONFIG_QUART_CONSOLE > 4) && (CONFIG_QUART_CONSOLE < 9) | |
348 | #define CFG_NS16550_COM1 (CFG_CS1_START | (CONFIG_QUART_CONSOLE - 5)<<5) | |
349 | #elif | |
350 | #error "Wrong QUART expander number." | |
351 | #endif | |
352 | ||
353 | /* | |
354 | * SC16C554 chip's external crystal oscillator frequency | |
355 | * is 7.3728 MHz | |
356 | */ | |
357 | #define CFG_NS16550_CLK 7372800 | |
358 | #endif /* CONFIG_QUART_CONSOLE */ | |
86ea5f93 WD |
359 | /*----------------------------------------------------------------------- |
360 | * USB stuff | |
361 | *----------------------------------------------------------------------- | |
362 | */ | |
363 | #define CONFIG_USB_CLOCK 0x0001BBBB | |
364 | #define CONFIG_USB_CONFIG 0x00005000 | |
365 | ||
86ea5f93 | 366 | #endif /* __CONFIG_H */ |