]>
Commit | Line | Data |
---|---|---|
4ab779cb IY |
1 | /* |
2 | * Copyright (C) 2011 Ilya Yanok, Emcraft Systems | |
3 | * | |
4 | * Based on omap3_evm_config.h | |
5 | * | |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
4ab779cb IY |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
12 | /* | |
13 | * High Level Configuration Options | |
14 | */ | |
4ab779cb | 15 | |
4ab779cb IY |
16 | #define CONFIG_MACH_TYPE MACH_TYPE_MCX |
17 | ||
4ab779cb IY |
18 | #define CONFIG_EMIF4 /* The chip has EMIF4 controller */ |
19 | ||
20 | #include <asm/arch/cpu.h> /* get chip and board defs */ | |
987ec585 | 21 | #include <asm/arch/omap.h> |
4ab779cb | 22 | |
4ab779cb IY |
23 | /* |
24 | * Leave it at 0x80008000 to allow booting new u-boot.bin with X-loader | |
25 | * and older u-boot.bin with the new U-Boot SPL. | |
26 | */ | |
27 | #define CONFIG_SYS_TEXT_BASE 0x80008000 | |
28 | ||
4ab779cb IY |
29 | /* Clock Defines */ |
30 | #define V_OSCK 26000000 /* Clock output from T2 */ | |
31 | #define V_SCLK (V_OSCK >> 1) | |
32 | ||
33 | #define CONFIG_MISC_INIT_R | |
34 | ||
35 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ | |
36 | #define CONFIG_SETUP_MEMORY_TAGS | |
37 | #define CONFIG_INITRD_TAG | |
38 | #define CONFIG_REVISION_TAG | |
39 | ||
40 | /* | |
41 | * Size of malloc() pool | |
42 | */ | |
43 | #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB sector */ | |
44 | #define CONFIG_SYS_MALLOC_LEN (1024 << 10) | |
45 | /* | |
46 | * DDR related | |
47 | */ | |
48 | #define CONFIG_SYS_CS0_SIZE (256 * 1024 * 1024) | |
49 | ||
50 | /* | |
51 | * Hardware drivers | |
52 | */ | |
53 | ||
54 | /* | |
55 | * NS16550 Configuration | |
56 | */ | |
57 | #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */ | |
58 | ||
4ab779cb IY |
59 | #define CONFIG_SYS_NS16550_SERIAL |
60 | #define CONFIG_SYS_NS16550_REG_SIZE (-4) | |
61 | #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK | |
62 | ||
63 | /* | |
64 | * select serial console configuration | |
65 | */ | |
66 | #define CONFIG_CONS_INDEX 3 | |
67 | #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3 | |
68 | #define CONFIG_SERIAL3 3 /* UART3 */ | |
69 | ||
70 | /* allow to overwrite serial and ethaddr */ | |
71 | #define CONFIG_ENV_OVERWRITE | |
4ab779cb IY |
72 | #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\ |
73 | 115200} | |
4ab779cb IY |
74 | |
75 | /* EHCI */ | |
8c735b99 | 76 | #define CONFIG_OMAP_EHCI_PHY1_RESET_GPIO 57 |
4ab779cb | 77 | #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3 |
01d10aa1 SB |
78 | #define CONFIG_USB_HOST_ETHER |
79 | #define CONFIG_USB_ETHER_ASIX | |
80 | #define CONFIG_USB_ETHER_MCS7830 | |
4ab779cb IY |
81 | |
82 | /* commands to include */ | |
4ab779cb | 83 | |
4ab779cb | 84 | #define CONFIG_CMD_NAND /* NAND support */ |
4ab779cb IY |
85 | #define CONFIG_MTD_PARTITIONS |
86 | #define CONFIG_MTD_DEVICE | |
4ab779cb | 87 | |
6789e84e HS |
88 | #define CONFIG_SYS_I2C |
89 | #define CONFIG_SYS_OMAP24_I2C_SPEED 100000 | |
90 | #define CONFIG_SYS_OMAP24_I2C_SLAVE 1 | |
91 | #define CONFIG_SYS_I2C_OMAP34XX | |
4ab779cb IY |
92 | |
93 | /* RTC */ | |
94 | #define CONFIG_RTC_DS1337 | |
95 | #define CONFIG_SYS_I2C_RTC_ADDR 0x68 | |
96 | ||
4ab779cb IY |
97 | /* |
98 | * Board NAND Info. | |
99 | */ | |
100 | #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */ | |
101 | /* to access nand */ | |
102 | #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */ | |
103 | /* to access */ | |
104 | /* nand at CS0 */ | |
105 | ||
106 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of */ | |
107 | /* NAND devices */ | |
4ab779cb IY |
108 | #define CONFIG_JFFS2_NAND |
109 | /* nand device jffs2 lives on */ | |
110 | #define CONFIG_JFFS2_DEV "nand0" | |
111 | /* start of jffs2 partition */ | |
112 | #define CONFIG_JFFS2_PART_OFFSET 0x680000 | |
113 | #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* sz of jffs2 part */ | |
114 | ||
115 | /* Environment information */ | |
4ab779cb IY |
116 | |
117 | #define CONFIG_BOOTFILE "uImage" | |
118 | ||
f89a8b6a SB |
119 | /* Setup MTD for NAND on the SOM */ |
120 | #define MTDIDS_DEFAULT "nand0=omap2-nand.0" | |
121 | #define MTDPARTS_DEFAULT "mtdparts=omap2-nand.0:512k(MLO)," \ | |
122 | "1m(u-boot),256k(env1)," \ | |
123 | "256k(env2),6m(kernel),6m(k_recovery)," \ | |
124 | "8m(fs_recovery),-(common_data)" | |
125 | ||
126 | #define CONFIG_HOSTNAME mcx | |
4ab779cb | 127 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
f89a8b6a SB |
128 | "adddbg=setenv bootargs ${bootargs} trace_buf_size=64M\0" \ |
129 | "adddebug=setenv bootargs ${bootargs} earlyprintk=serial\0" \ | |
130 | "addeth=setenv bootargs ${bootargs} ethaddr=${ethaddr}\0" \ | |
131 | "addfb=setenv bootargs ${bootargs} vram=6M " \ | |
132 | "omapfb.vram=1:2M,2:2M,3:2M omapdss.def_disp=lcd\0" \ | |
133 | "addip_sta=setenv bootargs ${bootargs} " \ | |
134 | "ip=${ipaddr}:${serverip}:${gatewayip}:" \ | |
135 | "${netmask}:${hostname}:eth0:off\0" \ | |
136 | "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \ | |
137 | "addip=if test -n ${ipdyn};then run addip_dyn;" \ | |
138 | "else run addip_sta;fi\0" \ | |
139 | "addmisc=setenv bootargs ${bootargs} ${misc}\0" \ | |
140 | "addtty=setenv bootargs ${bootargs} " \ | |
141 | "console=${consoledev},${baudrate}\0" \ | |
142 | "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \ | |
143 | "baudrate=115200\0" \ | |
144 | "consoledev=ttyO2\0" \ | |
4a8c3f69 | 145 | "hostname=" __stringify(CONFIG_HOSTNAME) "\0" \ |
f89a8b6a SB |
146 | "loadaddr=0x82000000\0" \ |
147 | "load=tftp ${loadaddr} ${u-boot}\0" \ | |
148 | "load_k=tftp ${loadaddr} ${bootfile}\0" \ | |
149 | "loaduimage=fatload mmc 0 ${loadaddr} uImage\0" \ | |
150 | "loadmlo=tftp ${loadaddr} ${mlo}\0" \ | |
4a8c3f69 | 151 | "mlo=" __stringify(CONFIG_HOSTNAME) "/MLO\0" \ |
f89a8b6a SB |
152 | "mmcargs=root=/dev/mmcblk0p2 rw " \ |
153 | "rootfstype=ext3 rootwait\0" \ | |
154 | "mmcboot=echo Booting from mmc ...; " \ | |
155 | "run mmcargs; " \ | |
156 | "run addip addtty addmtd addfb addeth addmisc;" \ | |
157 | "run loaduimage; " \ | |
158 | "bootm ${loadaddr}\0" \ | |
159 | "net_nfs=run load_k; " \ | |
160 | "run nfsargs; " \ | |
161 | "run addip addtty addmtd addfb addeth addmisc;" \ | |
162 | "bootm ${loadaddr}\0" \ | |
163 | "nfsargs=setenv bootargs root=/dev/nfs rw " \ | |
164 | "nfsroot=${serverip}:${rootpath}\0" \ | |
4a8c3f69 | 165 | "u-boot=" __stringify(CONFIG_HOSTNAME) "/u-boot.img\0" \ |
f89a8b6a SB |
166 | "uboot_addr=0x80000\0" \ |
167 | "update=nandecc sw;nand erase ${uboot_addr} 100000;" \ | |
168 | "nand write ${loadaddr} ${uboot_addr} 80000\0" \ | |
169 | "updatemlo=nandecc hw;nand erase 0 20000;" \ | |
170 | "nand write ${loadaddr} 0 20000\0" \ | |
171 | "upd=if run load;then echo Updating u-boot;if run update;" \ | |
172 | "then echo U-Boot updated;" \ | |
173 | "else echo Error updating u-boot !;" \ | |
174 | "echo Board without bootloader !!;" \ | |
175 | "fi;" \ | |
176 | "else echo U-Boot not downloaded..exiting;fi\0" \ | |
177 | "loadbootscript=fatload mmc 0 ${loadaddr} boot.scr\0" \ | |
178 | "bootscript=echo Running bootscript from mmc ...; " \ | |
179 | "source ${loadaddr}\0" \ | |
180 | "nandargs=setenv bootargs ubi.mtd=7 " \ | |
181 | "root=ubi0:rootfs rootfstype=ubifs\0" \ | |
182 | "nandboot=echo Booting from nand ...; " \ | |
183 | "run nandargs; " \ | |
184 | "ubi part nand0,4;" \ | |
185 | "ubi readvol ${loadaddr} kernel;" \ | |
e47c9e86 | 186 | "run addtty addmtd addfb addeth addmisc;" \ |
f89a8b6a | 187 | "bootm ${loadaddr}\0" \ |
8f1fae26 SB |
188 | "preboot=ubi part nand0,7;" \ |
189 | "ubi readvol ${loadaddr} splash;" \ | |
190 | "bmp display ${loadaddr};" \ | |
191 | "gpio set 55\0" \ | |
e47c9e86 SB |
192 | "swupdate_args=setenv bootargs root=/dev/ram " \ |
193 | "quiet loglevel=1 " \ | |
194 | "consoleblank=0 ${swupdate_misc}\0" \ | |
f89a8b6a SB |
195 | "swupdate=echo Running Sw-Update...;" \ |
196 | "if printenv mtdparts;then echo Starting SwUpdate...; " \ | |
197 | "else mtdparts default;fi; " \ | |
198 | "ubi part nand0,5;" \ | |
199 | "ubi readvol 0x82000000 kernel_recovery;" \ | |
e47c9e86 SB |
200 | "ubi part nand0,6;" \ |
201 | "ubi readvol 0x84000000 fs_recovery;" \ | |
f89a8b6a SB |
202 | "run swupdate_args; " \ |
203 | "setenv bootargs ${bootargs} " \ | |
204 | "${mtdparts} " \ | |
205 | "vram=6M omapfb.vram=1:2M,2:2M,3:2M " \ | |
206 | "omapdss.def_disp=lcd;" \ | |
a5d64dbf SB |
207 | "bootm 0x82000000 0x84000000\0" \ |
208 | "bootcmd=mmc rescan;if fatload mmc 0 82000000 loadbootscr.scr;" \ | |
209 | "then source 82000000;else run nandboot;fi\0" | |
4ab779cb IY |
210 | |
211 | #define CONFIG_AUTO_COMPLETE | |
48a4ee50 DZ |
212 | #define CONFIG_CMDLINE_EDITING |
213 | ||
4ab779cb IY |
214 | /* |
215 | * Miscellaneous configurable options | |
216 | */ | |
4ab779cb | 217 | #define CONFIG_SYS_LONGHELP /* undef to save memory */ |
992a27d5 | 218 | #define CONFIG_SYS_CBSIZE 1024/* Console I/O Buffer Size */ |
4ab779cb IY |
219 | /* Print Buffer Size */ |
220 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
221 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
222 | #define CONFIG_SYS_MAXARGS 16 /* max number of command */ | |
223 | /* args */ | |
224 | /* Boot Argument Buffer Size */ | |
225 | #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE) | |
226 | /* memtest works on */ | |
227 | #define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0) | |
228 | #define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \ | |
229 | 0x01F00000) /* 31MB */ | |
230 | ||
231 | #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */ | |
232 | /* address */ | |
8f1fae26 | 233 | #define CONFIG_PREBOOT |
4ab779cb IY |
234 | |
235 | /* | |
236 | * AM3517 has 12 GP timers, they can be driven by the system clock | |
237 | * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK). | |
238 | * This rate is divided by a local divisor. | |
239 | */ | |
240 | #define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2 | |
241 | #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */ | |
4ab779cb | 242 | |
4ab779cb IY |
243 | /* |
244 | * Physical Memory Map | |
245 | */ | |
246 | #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */ | |
247 | #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0 | |
4ab779cb IY |
248 | #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1 |
249 | ||
250 | /* | |
251 | * FLASH and environment organization | |
252 | */ | |
253 | ||
254 | /* **** PISMO SUPPORT *** */ | |
62321e2f SB |
255 | #define CONFIG_NAND |
256 | #define CONFIG_SYS_NAND_BUSWIDTH_16BIT | |
4ab779cb | 257 | #define CONFIG_NAND_OMAP_GPMC |
62321e2f | 258 | #define CONFIG_NAND_OMAP_GPMC_PREFETCH |
4ab779cb | 259 | #define CONFIG_ENV_IS_IN_NAND |
f89a8b6a | 260 | #define SMNAND_ENV_OFFSET 0x180000 /* environment starts here */ |
4ab779cb | 261 | |
f89a8b6a | 262 | /* Redundant Environment */ |
4ab779cb IY |
263 | #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */ |
264 | #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET | |
265 | #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET | |
f89a8b6a SB |
266 | #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + \ |
267 | 2 * CONFIG_SYS_ENV_SECT_SIZE) | |
268 | #define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE | |
4ab779cb IY |
269 | |
270 | /* Flash banks JFFS2 should use */ | |
271 | #define CONFIG_SYS_MAX_MTD_BANKS (CONFIG_SYS_MAX_FLASH_BANKS + \ | |
272 | CONFIG_SYS_MAX_NAND_DEVICE) | |
273 | #define CONFIG_SYS_JFFS2_MEM_NAND | |
274 | /* use flash_info[2] */ | |
275 | #define CONFIG_SYS_JFFS2_FIRST_BANK CONFIG_SYS_MAX_FLASH_BANKS | |
276 | #define CONFIG_SYS_JFFS2_NUM_BANKS 1 | |
277 | ||
278 | #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1 | |
279 | #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800 | |
280 | #define CONFIG_SYS_INIT_RAM_SIZE 0x800 | |
281 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ | |
282 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
283 | GENERATED_GBL_DATA_SIZE) | |
284 | ||
285 | /* Defines for SPL */ | |
47f7bcae | 286 | #define CONFIG_SPL_FRAMEWORK |
4ab779cb | 287 | #define CONFIG_SPL_NAND_SIMPLE |
4ab779cb | 288 | |
6f2f01b9 SW |
289 | #define CONFIG_SPL_NAND_BASE |
290 | #define CONFIG_SPL_NAND_DRIVERS | |
291 | #define CONFIG_SPL_NAND_ECC | |
983e3700 | 292 | #define CONFIG_SPL_LDSCRIPT "arch/arm/mach-omap2/u-boot-spl.lds" |
4ab779cb IY |
293 | |
294 | #define CONFIG_SPL_TEXT_BASE 0x40200000 /*CONFIG_SYS_SRAM_START*/ | |
e0820ccc | 295 | #define CONFIG_SPL_MAX_SIZE (54 * 1024) /* 8 KB for stack */ |
4ab779cb IY |
296 | #define CONFIG_SPL_STACK LOW_LEVEL_SRAM_STACK |
297 | ||
298 | /* move malloc and bss high to prevent clashing with the main image */ | |
299 | #define CONFIG_SYS_SPL_MALLOC_START 0x8f000000 | |
300 | #define CONFIG_SYS_SPL_MALLOC_SIZE 0x80000 | |
301 | #define CONFIG_SPL_BSS_START_ADDR 0x8f080000 /* end of RAM */ | |
302 | #define CONFIG_SPL_BSS_MAX_SIZE 0x80000 | |
303 | ||
e2ccdf89 | 304 | #define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1 |
205b4f33 | 305 | #define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME "u-boot.img" |
4ab779cb IY |
306 | |
307 | /* NAND boot config */ | |
308 | #define CONFIG_SYS_NAND_PAGE_COUNT 64 | |
309 | #define CONFIG_SYS_NAND_PAGE_SIZE 2048 | |
310 | #define CONFIG_SYS_NAND_OOBSIZE 64 | |
311 | #define CONFIG_SYS_NAND_BLOCK_SIZE (128*1024) | |
312 | #define CONFIG_SYS_NAND_5_ADDR_CYCLE | |
313 | #define CONFIG_SYS_NAND_BAD_BLOCK_POS 0 | |
314 | #define CONFIG_SYS_NAND_ECCPOS {40, 41, 42, 43, 44, 45, 46, 47,\ | |
315 | 48, 49, 50, 51, 52, 53, 54, 55,\ | |
316 | 56, 57, 58, 59, 60, 61, 62, 63} | |
317 | #define CONFIG_SYS_NAND_ECCSIZE 256 | |
318 | #define CONFIG_SYS_NAND_ECCBYTES 3 | |
3f719069 | 319 | #define CONFIG_NAND_OMAP_ECCSCHEME OMAP_ECC_HAM1_CODE_SW |
92671102 | 320 | #define CONFIG_SPL_NAND_SOFTECC |
4ab779cb | 321 | |
4ab779cb IY |
322 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE |
323 | ||
324 | #define CONFIG_SYS_NAND_U_BOOT_OFFS 0x80000 | |
325 | ||
326 | /* | |
327 | * ethernet support | |
328 | * | |
329 | */ | |
330 | #if defined(CONFIG_CMD_NET) | |
331 | #define CONFIG_DRIVER_TI_EMAC | |
332 | #define CONFIG_DRIVER_TI_EMAC_USE_RMII | |
333 | #define CONFIG_MII | |
4ab779cb IY |
334 | #define CONFIG_BOOTP_DNS |
335 | #define CONFIG_BOOTP_DNS2 | |
336 | #define CONFIG_BOOTP_SEND_HOSTNAME | |
337 | #define CONFIG_NET_RETRY_COUNT 10 | |
338 | #endif | |
339 | ||
8f1fae26 SB |
340 | #define CONFIG_SPLASH_SCREEN |
341 | #define CONFIG_VIDEO_BMP_RLE8 | |
8f1fae26 | 342 | #define CONFIG_VIDEO_OMAP3 |
8f1fae26 | 343 | |
4ab779cb | 344 | #endif /* __CONFIG_H */ |