]> git.ipfire.org Git - people/ms/u-boot.git/blame - include/configs/meesc.h
flash: complete CONFIG_SYS_NO_FLASH move with renaming
[people/ms/u-boot.git] / include / configs / meesc.h
CommitLineData
33b1d3f4
DG
1/*
2 * (C) Copyright 2007-2008
c9e798d3 3 * Stelian Pop <stelian@popies.net>
33b1d3f4
DG
4 * Lead Tech Design <www.leadtechdesign.com>
5 *
83bf0057 6 * (C) Copyright 2009-2015
33b1d3f4
DG
7 * Daniel Gorsulowski <daniel.gorsulowski@esd.eu>
8 * esd electronic system design gmbh <www.esd.eu>
9 *
10 * Configuation settings for the esd MEESC board.
11 *
1a459660 12 * SPDX-License-Identifier: GPL-2.0+
33b1d3f4
DG
13 */
14
15#ifndef __CONFIG_H
16#define __CONFIG_H
17
0cb77bfa
MF
18/*
19 * SoC must be defined first, before hardware.h is included.
20 * In this case SoC is defined in boards.cfg.
21 */
22#include <asm/hardware.h>
23
24/*
25 * Warning: changing CONFIG_SYS_TEXT_BASE requires
26 * adapting the initial boot program.
27 * Since the linker has to swallow that define, we must use a pure
28 * hex number here!
29 */
83bf0057 30#define CONFIG_SYS_TEXT_BASE 0x21F00000
0cb77bfa
MF
31
32/* ARM asynchronous clock */
33#define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* 32.768 kHz crystal */
9f07dede 34#define CONFIG_SYS_AT91_MAIN_CLOCK 16000000/* 16.0 MHz crystal */
33b1d3f4 35
0cb77bfa 36/* Misc CPU related */
33b1d3f4 37#define CONFIG_SKIP_LOWLEVEL_INIT
0cb77bfa 38#define CONFIG_ARCH_CPU_INIT
0cb77bfa
MF
39#define CONFIG_SETUP_MEMORY_TAGS
40#define CONFIG_INITRD_TAG
41#define CONFIG_SERIAL_TAG
42#define CONFIG_REVISION_TAG
43#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
a3f3897b 44#define CONFIG_MISC_INIT_R /* Call misc_init_r */
33b1d3f4 45
0cb77bfa 46#define CONFIG_PREBOOT /* enable preboot variable */
33b1d3f4
DG
47
48/*
49 * Hardware drivers
50 */
51
0cb77bfa
MF
52/* general purpose I/O */
53#define CONFIG_AT91_GPIO
54
33b1d3f4 55/* Console output */
0cb77bfa
MF
56#define CONFIG_ATMEL_USART
57#define CONFIG_USART_BASE ATMEL_BASE_DBGU
58#define CONFIG_USART_ID ATMEL_ID_SYS
59#define CONFIG_BAUDRATE 115200
33b1d3f4 60
33b1d3f4
DG
61/*
62 * BOOTP options
63 */
0cb77bfa
MF
64#define CONFIG_BOOTP_BOOTFILESIZE
65#define CONFIG_BOOTP_BOOTPATH
66#define CONFIG_BOOTP_GATEWAY
67#define CONFIG_BOOTP_HOSTNAME
33b1d3f4
DG
68
69/*
70 * Command line configuration.
71 */
83bf0057 72
83bf0057 73#ifdef CONFIG_SYS_USE_NANDFLASH
0cb77bfa 74#define CONFIG_CMD_NAND
83bf0057 75#endif
33b1d3f4
DG
76
77/* LED */
0cb77bfa 78#define CONFIG_AT91_LED
33b1d3f4 79
0cb77bfa
MF
80/*
81 * SDRAM: 1 bank, min 32, max 128 MB
82 * Initialized before u-boot gets started.
83 */
83bf0057
DG
84#define PHYS_SDRAM ATMEL_BASE_CS1 /* 0x20000000 */
85#define PHYS_SDRAM_SIZE 0x02000000 /* 32 MByte */
86
0cb77bfa 87#define CONFIG_NR_DRAM_BANKS 1
83bf0057
DG
88#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
89#define CONFIG_SYS_SDRAM_SIZE PHYS_SDRAM_SIZE
0cb77bfa
MF
90
91#define CONFIG_SYS_MEMTEST_START (CONFIG_SYS_SDRAM_BASE + 0x00100000)
92#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01E00000)
93#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + 0x00100000)
94
95/*
96 * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM,
97 * leaving the correct space for initial global data structure above
98 * that address while providing maximum stack area below.
99 */
100#define CONFIG_SYS_INIT_SP_ADDR \
101 (ATMEL_BASE_SRAM0 + 0x1000 - GENERATED_GBL_DATA_SIZE)
33b1d3f4
DG
102
103/* DataFlash */
0cb77bfa
MF
104#ifdef CONFIG_SYS_USE_DATAFLASH
105# define CONFIG_ATMEL_DATAFLASH_SPI
106# define CONFIG_HAS_DATAFLASH
0cb77bfa
MF
107# define CONFIG_SYS_MAX_DATAFLASH_BANKS 1
108# define CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 0xC0000000 /* CS0 */
109# define AT91_SPI_CLK 15000000
110# define DATAFLASH_TCSS (0x1a << 16)
111# define DATAFLASH_TCHS (0x1 << 24)
112#endif
33b1d3f4 113
33b1d3f4
DG
114/* NAND flash */
115#ifdef CONFIG_CMD_NAND
0cb77bfa
MF
116# define CONFIG_NAND_ATMEL
117# define CONFIG_SYS_MAX_NAND_DEVICE 1
83bf0057 118# define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 /* 0x40000000 */
0cb77bfa
MF
119# define CONFIG_SYS_NAND_DBW_8
120# define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
121# define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
ac45bb16
AB
122# define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15)
123# define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(22)
33b1d3f4
DG
124#endif
125
126/* Ethernet */
0cb77bfa
MF
127#define CONFIG_MACB
128#define CONFIG_RMII
33b1d3f4
DG
129#define CONFIG_NET_RETRY_COUNT 20
130#undef CONFIG_RESET_PHY_R
131
a380279b 132/* hw-controller addresses */
0cb77bfa
MF
133#define CONFIG_ET1100_BASE 0x70000000
134
135#ifdef CONFIG_SYS_USE_DATAFLASH
a380279b
DG
136
137/* bootstrap + u-boot + env in dataflash on CS0 */
0cb77bfa
MF
138# define CONFIG_ENV_IS_IN_DATAFLASH
139# define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
33b1d3f4 140 0x8400)
0cb77bfa
MF
141# define CONFIG_ENV_OFFSET 0x4200
142# define CONFIG_ENV_ADDR (CONFIG_SYS_DATAFLASH_LOGIC_ADDR_CS0 + \
33b1d3f4 143 CONFIG_ENV_OFFSET)
0cb77bfa 144# define CONFIG_ENV_SIZE 0x4200
33b1d3f4 145
0cb77bfa
MF
146#elif CONFIG_SYS_USE_NANDFLASH
147
148/* bootstrap + u-boot + env + linux in nandflash */
149# define CONFIG_ENV_IS_IN_NAND 1
150# define CONFIG_ENV_OFFSET 0xC0000
151# define CONFIG_ENV_SIZE 0x20000
152
153#endif
33b1d3f4 154
0cb77bfa 155#define CONFIG_SYS_CBSIZE 512
33b1d3f4
DG
156#define CONFIG_SYS_MAXARGS 16
157#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
158 sizeof(CONFIG_SYS_PROMPT) + 16)
0cb77bfa
MF
159#define CONFIG_SYS_LONGHELP
160#define CONFIG_CMDLINE_EDITING
83bf0057 161#define CONFIG_AUTO_COMPLETE
33b1d3f4
DG
162
163/*
164 * Size of malloc() pool
165 */
a380279b
DG
166#define CONFIG_SYS_MALLOC_LEN ROUND(3 * CONFIG_ENV_SIZE + \
167 128*1024, 0x1000)
33b1d3f4 168
33b1d3f4 169#endif