]>
Commit | Line | Data |
---|---|---|
4b3ab59d CC |
1 | /* |
2 | * Configuration for Amlogic Meson GXBB SoCs | |
3 | * (C) Copyright 2016 Beniamino Galvani <b.galvani@gmail.com> | |
4 | * | |
5 | * SPDX-License-Identifier: GPL-2.0+ | |
6 | */ | |
7 | ||
8 | #ifndef __MESON_GXBB_COMMON_CONFIG_H | |
9 | #define __MESON_GXBB_COMMON_CONFIG_H | |
10 | ||
11 | #define CONFIG_CPU_ARMV8 | |
12 | #define CONFIG_REMAKE_ELF | |
4b3ab59d CC |
13 | #define CONFIG_SYS_NO_FLASH |
14 | #define CONFIG_NR_DRAM_BANKS 1 | |
15 | #define CONFIG_ENV_IS_NOWHERE 1 | |
16 | #define CONFIG_ENV_SIZE 0x2000 | |
17 | #define CONFIG_SYS_MAXARGS 32 | |
18 | #define CONFIG_SYS_MALLOC_LEN (32 << 20) | |
19 | #define CONFIG_SYS_CBSIZE 1024 | |
4b3ab59d CC |
20 | |
21 | #define CONFIG_SYS_SDRAM_BASE 0 | |
22 | #define CONFIG_SYS_TEXT_BASE 0x01000000 | |
23 | #define CONFIG_SYS_INIT_SP_ADDR 0x20000000 | |
24 | #define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_TEXT_BASE | |
25 | ||
26 | /* Generic Interrupt Controller Definitions */ | |
27 | #define GICD_BASE 0xc4301000 | |
28 | #define GICC_BASE 0xc4302000 | |
29 | ||
30 | #define CONFIG_CMD_ENV | |
31 | ||
32 | /* Monitor Command Prompt */ | |
33 | /* Console I/O Buffer Size */ | |
34 | #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \ | |
35 | sizeof(CONFIG_SYS_PROMPT) + 16) | |
4b3ab59d CC |
36 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
37 | #define CONFIG_SYS_LONGHELP | |
38 | #define CONFIG_CMDLINE_EDITING | |
39 | ||
40 | #include <config_distro_defaults.h> | |
41 | ||
70b8bd7d AF |
42 | #define BOOT_TARGET_DEVICES(func) \ |
43 | func(DHCP, dhcp, na) | |
44 | ||
45 | #include <config_distro_bootcmd.h> | |
46 | ||
47 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
48 | "fdt_addr_r=0x01000000\0" \ | |
49 | "scriptaddr=0x1f000000\0" \ | |
50 | "kernel_addr_r=0x01080000\0" \ | |
51 | "pxefile_addr_r=0x01080000\0" \ | |
52 | "ramdisk_addr_r=0x10000000\0" \ | |
53 | MESON_FDTFILE_SETTING \ | |
54 | BOOTENV | |
55 | ||
4b3ab59d | 56 | #endif /* __MESON_GXBB_COMMON_CONFIG_H */ |