]>
Commit | Line | Data |
---|---|---|
76316a31 | 1 | /* |
4aecfb16 | 2 | * (C) Copyright 2007-2010 Michal Simek |
76316a31 | 3 | * |
cb1bc63b | 4 | * Michal SIMEK <monstr@monstr.eu> |
76316a31 | 5 | * |
1a459660 | 6 | * SPDX-License-Identifier: GPL-2.0+ |
76316a31 MS |
7 | */ |
8 | ||
9 | #ifndef __CONFIG_H | |
10 | #define __CONFIG_H | |
11 | ||
52a822ed | 12 | #include "../board/xilinx/microblaze-generic/xparameters.h" |
76316a31 | 13 | |
4aecfb16 | 14 | /* MicroBlaze CPU */ |
1a50f164 | 15 | #define MICROBLAZE_V5 1 |
76316a31 | 16 | |
bcec8f49 | 17 | /* linear and spi flash memory */ |
1fe7e8fa SL |
18 | #ifdef XILINX_FLASH_START |
19 | #define FLASH | |
bcec8f49 | 20 | #undef SPIFLASH |
1fe7e8fa SL |
21 | #undef RAMENV /* hold environment in flash */ |
22 | #else | |
bcec8f49 | 23 | #ifdef XILINX_SPI_FLASH_BASEADDR |
1fe7e8fa | 24 | #undef FLASH |
bcec8f49 SL |
25 | #define SPIFLASH |
26 | #undef RAMENV /* hold environment in flash */ | |
27 | #else | |
28 | #undef FLASH | |
29 | #undef SPIFLASH | |
1fe7e8fa SL |
30 | #define RAMENV /* hold environment in RAM */ |
31 | #endif | |
bcec8f49 | 32 | #endif |
1fe7e8fa | 33 | |
76316a31 | 34 | /* uart */ |
67659e2e MS |
35 | # define CONFIG_BAUDRATE 115200 |
36 | /* The following table includes the supported baudrates */ | |
37 | # define CONFIG_SYS_BAUDRATE_TABLE \ | |
38 | {300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200, 230400} | |
39 | ||
76316a31 | 40 | /* setting reset address */ |
14d0a02a | 41 | /*#define CONFIG_SYS_RESET_ADDRESS CONFIG_SYS_TEXT_BASE*/ |
76316a31 MS |
42 | |
43 | /* gpio */ | |
4c6a6f02 | 44 | #ifdef XILINX_GPIO_BASEADDR |
4e779ad2 | 45 | # define CONFIG_XILINX_GPIO |
4aecfb16 | 46 | # define CONFIG_SYS_GPIO_0_ADDR XILINX_GPIO_BASEADDR |
4c6a6f02 | 47 | #endif |
76316a31 | 48 | |
0f21f98d MS |
49 | /* watchdog */ |
50 | #if defined(XILINX_WATCHDOG_BASEADDR) && defined(XILINX_WATCHDOG_IRQ) | |
51 | # define CONFIG_WATCHDOG_BASEADDR XILINX_WATCHDOG_BASEADDR | |
52 | # define CONFIG_WATCHDOG_IRQ XILINX_WATCHDOG_IRQ | |
b5e9b9a9 MS |
53 | # ifndef CONFIG_SPL_BUILD |
54 | # define CONFIG_HW_WATCHDOG | |
55 | # define CONFIG_XILINX_TB_WATCHDOG | |
56 | # endif | |
0f21f98d MS |
57 | #endif |
58 | ||
e945f6dc MS |
59 | #define CONFIG_SYS_MALLOC_LEN 0xC0000 |
60 | ||
61 | /* Stack location before relocation */ | |
4fcd0b33 MS |
62 | #define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_TEXT_BASE - \ |
63 | CONFIG_SYS_MALLOC_F_LEN) | |
76316a31 | 64 | |
8f371b18 SL |
65 | /* |
66 | * CFI flash memory layout - Example | |
67 | * CONFIG_SYS_FLASH_BASE = 0x2200_0000; | |
68 | * CONFIG_SYS_FLASH_SIZE = 0x0080_0000; 8MB | |
69 | * | |
70 | * SECT_SIZE = 0x20000; 128kB is one sector | |
71 | * CONFIG_ENV_SIZE = SECT_SIZE; 128kB environment store | |
72 | * | |
73 | * 0x2200_0000 CONFIG_SYS_FLASH_BASE | |
74 | * FREE 256kB | |
75 | * 0x2204_0000 CONFIG_ENV_ADDR | |
76 | * ENV_AREA 128kB | |
77 | * 0x2206_0000 | |
78 | * FREE | |
79 | * 0x2280_0000 CONFIG_SYS_FLASH_BASE + CONFIG_SYS_FLASH_SIZE | |
80 | * | |
81 | */ | |
82 | ||
76316a31 | 83 | #ifdef FLASH |
4aecfb16 MS |
84 | # define CONFIG_SYS_FLASH_BASE XILINX_FLASH_START |
85 | # define CONFIG_SYS_FLASH_SIZE XILINX_FLASH_SIZE | |
86 | # define CONFIG_SYS_FLASH_CFI 1 | |
87 | # define CONFIG_FLASH_CFI_DRIVER 1 | |
88 | /* ?empty sector */ | |
89 | # define CONFIG_SYS_FLASH_EMPTY_INFO 1 | |
90 | /* max number of memory banks */ | |
91 | # define CONFIG_SYS_MAX_FLASH_BANKS 1 | |
92 | /* max number of sectors on one chip */ | |
93 | # define CONFIG_SYS_MAX_FLASH_SECT 512 | |
94 | /* hardware flash protection */ | |
95 | # define CONFIG_SYS_FLASH_PROTECTION | |
22ff7f4d MS |
96 | /* use buffered writes (20x faster) */ |
97 | # define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 | |
4aecfb16 MS |
98 | # ifdef RAMENV |
99 | # define CONFIG_ENV_IS_NOWHERE 1 | |
100 | # define CONFIG_ENV_SIZE 0x1000 | |
101 | # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE) | |
102 | ||
bcec8f49 | 103 | # else /* FLASH && !RAMENV */ |
4aecfb16 MS |
104 | # define CONFIG_ENV_IS_IN_FLASH 1 |
105 | /* 128K(one sector) for env */ | |
106 | # define CONFIG_ENV_SECT_SIZE 0x20000 | |
107 | # define CONFIG_ENV_ADDR \ | |
108 | (CONFIG_SYS_FLASH_BASE + (2 * CONFIG_ENV_SECT_SIZE)) | |
109 | # define CONFIG_ENV_SIZE 0x20000 | |
bcec8f49 | 110 | # endif /* FLASH && !RAMBOOT */ |
76316a31 | 111 | #else /* !FLASH */ |
bcec8f49 SL |
112 | |
113 | #ifdef SPIFLASH | |
bcec8f49 | 114 | # define CONFIG_SYS_SPI_BASE XILINX_SPI_FLASH_BASEADDR |
bcec8f49 | 115 | # define CONFIG_SPI 1 |
bcec8f49 SL |
116 | # define CONFIG_SF_DEFAULT_MODE SPI_MODE_3 |
117 | # define CONFIG_SF_DEFAULT_SPEED XILINX_SPI_FLASH_MAX_FREQ | |
118 | # define CONFIG_SF_DEFAULT_CS XILINX_SPI_FLASH_CS | |
119 | ||
120 | # ifdef RAMENV | |
121 | # define CONFIG_ENV_IS_NOWHERE 1 | |
122 | # define CONFIG_ENV_SIZE 0x1000 | |
123 | # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE) | |
124 | ||
125 | # else /* SPIFLASH && !RAMENV */ | |
126 | # define CONFIG_ENV_IS_IN_SPI_FLASH 1 | |
127 | # define CONFIG_ENV_SPI_MODE SPI_MODE_3 | |
128 | # define CONFIG_ENV_SPI_MAX_HZ CONFIG_SF_DEFAULT_SPEED | |
129 | # define CONFIG_ENV_SPI_CS CONFIG_SF_DEFAULT_CS | |
130 | /* 128K(two sectors) for env */ | |
131 | # define CONFIG_ENV_SECT_SIZE 0x10000 | |
132 | # define CONFIG_ENV_SIZE (2 * CONFIG_ENV_SECT_SIZE) | |
133 | /* Warning: adjust the offset in respect of other flash content and size */ | |
134 | # define CONFIG_ENV_OFFSET (128 * CONFIG_ENV_SECT_SIZE) /* at 8MB */ | |
135 | # endif /* SPIFLASH && !RAMBOOT */ | |
136 | #else /* !SPIFLASH */ | |
137 | ||
4aecfb16 | 138 | /* ENV in RAM */ |
4aecfb16 MS |
139 | # define CONFIG_ENV_IS_NOWHERE 1 |
140 | # define CONFIG_ENV_SIZE 0x1000 | |
141 | # define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SIZE) | |
bcec8f49 | 142 | #endif /* !SPIFLASH */ |
76316a31 MS |
143 | #endif /* !FLASH */ |
144 | ||
e9b737de | 145 | #if defined(XILINX_USE_ICACHE) |
4aecfb16 | 146 | # define CONFIG_ICACHE |
e9b737de | 147 | #else |
4aecfb16 | 148 | # undef CONFIG_ICACHE |
e9b737de MS |
149 | #endif |
150 | ||
151 | #if defined(XILINX_USE_DCACHE) | |
4aecfb16 | 152 | # define CONFIG_DCACHE |
e9b737de | 153 | #else |
4aecfb16 | 154 | # undef CONFIG_DCACHE |
e9b737de MS |
155 | #endif |
156 | ||
5811830f MS |
157 | #ifndef XILINX_DCACHE_BYTE_SIZE |
158 | #define XILINX_DCACHE_BYTE_SIZE 32768 | |
159 | #endif | |
160 | ||
079a136c JL |
161 | /* |
162 | * BOOTP options | |
163 | */ | |
164 | #define CONFIG_BOOTP_BOOTFILESIZE | |
165 | #define CONFIG_BOOTP_BOOTPATH | |
166 | #define CONFIG_BOOTP_GATEWAY | |
167 | #define CONFIG_BOOTP_HOSTNAME | |
76316a31 | 168 | |
5dc11a51 JL |
169 | /* |
170 | * Command line configuration. | |
171 | */ | |
5dc11a51 | 172 | #define CONFIG_CMD_IRQ |
5dc11a51 | 173 | #define CONFIG_CMD_MFSL |
4d49b280 | 174 | |
5dc11a51 | 175 | #if defined(FLASH) |
4aecfb16 | 176 | # define CONFIG_CMD_JFFS2 |
7cfb13a7 | 177 | # undef CONFIG_CMD_UBIFS |
4aecfb16 | 178 | |
bcec8f49 | 179 | # if !defined(RAMENV) |
bcec8f49 SL |
180 | # define CONFIG_CMD_SAVES |
181 | # endif | |
182 | ||
183 | #else | |
184 | #if defined(SPIFLASH) | |
bcec8f49 | 185 | |
4aecfb16 | 186 | # if !defined(RAMENV) |
4aecfb16 MS |
187 | # define CONFIG_CMD_SAVES |
188 | # endif | |
853643d8 | 189 | #else |
4aecfb16 | 190 | # undef CONFIG_CMD_JFFS2 |
2cce2d32 | 191 | # undef CONFIG_CMD_UBIFS |
5dc11a51 | 192 | #endif |
bcec8f49 | 193 | #endif |
76316a31 | 194 | |
5dc11a51 | 195 | #if defined(CONFIG_CMD_JFFS2) |
7cfb13a7 SL |
196 | # define CONFIG_MTD_PARTITIONS |
197 | #endif | |
198 | ||
199 | #if defined(CONFIG_CMD_UBIFS) | |
7cfb13a7 SL |
200 | # define CONFIG_LZO |
201 | #endif | |
202 | ||
203 | #if defined(CONFIG_CMD_UBI) | |
204 | # define CONFIG_MTD_PARTITIONS | |
205 | # define CONFIG_RBTREE | |
206 | #endif | |
207 | ||
208 | #if defined(CONFIG_MTD_PARTITIONS) | |
209 | /* MTD partitions */ | |
68d7d651 | 210 | #define CONFIG_CMD_MTDPARTS /* mtdparts command line support */ |
942556a9 SR |
211 | #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */ |
212 | #define CONFIG_FLASH_CFI_MTD | |
c82a541d | 213 | #define MTDIDS_DEFAULT "nor0=flash-0" |
144876a3 MS |
214 | |
215 | /* default mtd partition table */ | |
c82a541d | 216 | #define MTDPARTS_DEFAULT "mtdparts=flash-0:256k(u-boot),"\ |
144876a3 MS |
217 | "256k(env),3m(kernel),1m(romfs),"\ |
218 | "1m(cramfs),-(jffs2)" | |
219 | #endif | |
220 | ||
4aecfb16 MS |
221 | /* size of console buffer */ |
222 | #define CONFIG_SYS_CBSIZE 512 | |
223 | /* print buffer size */ | |
224 | #define CONFIG_SYS_PBSIZE \ | |
225 | (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) | |
226 | /* max number of command args */ | |
227 | #define CONFIG_SYS_MAXARGS 15 | |
6d0f6bcf | 228 | #define CONFIG_SYS_LONGHELP |
4aecfb16 | 229 | /* default load address */ |
44a3a91c | 230 | #define CONFIG_SYS_LOAD_ADDR 0 |
76316a31 | 231 | |
76316a31 | 232 | #define CONFIG_BOOTARGS "root=romfs" |
330e5545 | 233 | #define CONFIG_HOSTNAME XILINX_BOARD_NAME |
853643d8 | 234 | #define CONFIG_BOOTCOMMAND "base 0;tftp 11000000 image.img;bootm" |
76316a31 MS |
235 | |
236 | /* architecture dependent code */ | |
6d0f6bcf | 237 | #define CONFIG_SYS_USR_EXCEP /* user exception */ |
76316a31 | 238 | |
0900bee9 | 239 | #define CONFIG_PREBOOT "echo U-BOOT for ${hostname};setenv preboot;echo" |
144876a3 | 240 | |
2902a9b7 | 241 | #ifndef CONFIG_EXTRA_ENV_SETTINGS |
4aecfb16 | 242 | #define CONFIG_EXTRA_ENV_SETTINGS "unlock=yes\0" \ |
c82a541d SL |
243 | "nor0=flash-0\0"\ |
244 | "mtdparts=mtdparts=flash-0:"\ | |
144876a3 | 245 | "256k(u-boot),256k(env),3m(kernel),"\ |
78376452 MS |
246 | "1m(romfs),1m(cramfs),-(jffs2)\0"\ |
247 | "nc=setenv stdout nc;"\ | |
248 | "setenv stdin nc\0" \ | |
249 | "serial=setenv stdout serial;"\ | |
250 | "setenv stdin serial\0" | |
2902a9b7 | 251 | #endif |
144876a3 | 252 | |
188dc16b | 253 | #define CONFIG_CMDLINE_EDITING |
188dc16b | 254 | |
37e892d9 MS |
255 | /* Enable flat device tree support */ |
256 | #define CONFIG_LMB 1 | |
37e892d9 | 257 | |
4632b1ea | 258 | #if defined(CONFIG_XILINX_AXIEMAC) |
f5e5e1ff | 259 | # define CONFIG_MII 1 |
f5e5e1ff SL |
260 | # define CONFIG_PHY_GIGE 1 |
261 | # define CONFIG_SYS_FAULT_ECHO_LINK_DOWN 1 | |
f5e5e1ff SL |
262 | # define CONFIG_PHY_ATHEROS 1 |
263 | # define CONFIG_PHY_BROADCOM 1 | |
264 | # define CONFIG_PHY_DAVICOM 1 | |
265 | # define CONFIG_PHY_LXT 1 | |
266 | # define CONFIG_PHY_MARVELL 1 | |
267 | # define CONFIG_PHY_MICREL 1 | |
2014a3de | 268 | # define CONFIG_PHY_MICREL_KSZ9021 |
f5e5e1ff SL |
269 | # define CONFIG_PHY_NATSEMI 1 |
270 | # define CONFIG_PHY_REALTEK 1 | |
271 | # define CONFIG_PHY_VITESSE 1 | |
272 | #else | |
273 | # undef CONFIG_MII | |
f5e5e1ff SL |
274 | #endif |
275 | ||
9d242745 | 276 | /* SPL part */ |
9d242745 MS |
277 | #define CONFIG_CMD_SPL |
278 | #define CONFIG_SPL_FRAMEWORK | |
9d242745 MS |
279 | #define CONFIG_SPL_BOARD_INIT |
280 | ||
281 | #define CONFIG_SPL_LDSCRIPT "arch/microblaze/cpu/u-boot-spl.lds" | |
282 | ||
4dd09742 | 283 | #ifdef CONFIG_SYS_FLASH_BASE |
4dd09742 MS |
284 | # define CONFIG_SYS_UBOOT_BASE CONFIG_SYS_FLASH_BASE |
285 | #endif | |
9d242745 MS |
286 | |
287 | /* for booting directly linux */ | |
9d242745 | 288 | |
9d242745 MS |
289 | #define CONFIG_SYS_FDT_BASE (CONFIG_SYS_FLASH_BASE + \ |
290 | 0x40000) | |
5aa79f26 | 291 | #define CONFIG_SYS_FDT_SIZE (16<<10) |
9d242745 MS |
292 | #define CONFIG_SYS_SPL_ARGS_ADDR (CONFIG_SYS_TEXT_BASE + \ |
293 | 0x1000000) | |
294 | ||
295 | /* SP location before relocation, must use scratch RAM */ | |
296 | /* BRAM start */ | |
297 | #define CONFIG_SYS_INIT_RAM_ADDR 0x0 | |
298 | /* BRAM size - will be generated */ | |
ca7d2266 | 299 | #define CONFIG_SYS_INIT_RAM_SIZE 0x100000 |
9d242745 | 300 | |
ca7d2266 MS |
301 | # define CONFIG_SPL_STACK_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \ |
302 | CONFIG_SYS_INIT_RAM_SIZE - \ | |
303 | CONFIG_SYS_MALLOC_F_LEN) | |
9d242745 MS |
304 | |
305 | /* Just for sure that there is a space for stack */ | |
306 | #define CONFIG_SPL_STACK_SIZE 0x100 | |
307 | ||
9d242745 MS |
308 | #define CONFIG_SYS_UBOOT_START CONFIG_SYS_TEXT_BASE |
309 | ||
310 | #define CONFIG_SPL_MAX_FOOTPRINT (CONFIG_SYS_INIT_RAM_SIZE - \ | |
311 | CONFIG_SYS_INIT_RAM_ADDR - \ | |
ca7d2266 | 312 | CONFIG_SYS_MALLOC_F_LEN - \ |
9d242745 MS |
313 | CONFIG_SPL_STACK_SIZE) |
314 | ||
76316a31 | 315 | #endif /* __CONFIG_H */ |